EE247 Lecture 17

- Administrative issues
 - Midterm exam postponed to Thurs. Oct. 28th
 - o You can *only* bring one 8x11 paper with your own written notes (please do not photocopy)
 - o No books, class or any other kind of handouts/notes, calculators, computers, PDA, cell phones....
 - o Midterm includes material covered to end of lecture 14

EECS 247 Lecture 17:

Data Converters

© 2010 Page 1

EE247 Lecture 17

ADC Converters

- Sampling (continued)
 - · Sampling switch considerations
 - Clock voltage boosters
 - Sampling switch charge injection & clock feedthrough
 - · Complementary switch
 - · Use of dummy device
 - · Bottom-plate switching
- Track & hold
 - T/H circuits
 - T/H combined with summing/difference function
 - T/H circuit incorporating gain & offset cancellation
 - T/H aperture uncertainty

EECS 247 Lecture 17:

Data Converters- ADC Design, Sampling

Practical Sampling Summary So Far!

 kT/C noise $C \ge 12k_B T \frac{2^{2B}}{V_{FS}^2}$



• $g_{sw} = f(V_{in}) \rightarrow \text{distortion}$

$$\begin{split} g_{\mathit{ON}} &= g_{\mathit{o}} \bigg(1 - \frac{V_{\mathit{in}}}{V_{\mathit{DD}} - V_{\mathit{th}}} \bigg) \quad \text{for} \quad \ g_{\mathit{o}} &= \mu C_{\mathit{ox}} \frac{W}{L} \big(V_{\mathit{DD}} - V_{\mathit{th}} \big) \end{split}$$
• Allowing long enough settling time \rightarrow reduce distortion due to


switch non-linear behavior

EECS 247 Lecture 17:

Data Converters- ADC Design, Sampling

© 2010 Page 3

Constant V_{GS} Sampling Circuit



This Example: All device sizes:W/L=10 μ /0.35 μ


All capacitor size: 1pF (except for Chold)


Note: Each critical switch requires a separate clock booster

Ref: A. Abo et al, "A 1.5-V, 10-bit, 14.3-MS/s CMOS Pipeline Analog-to-Digital Converter," JSSC May 1999, pp. 599.


EECS 247 Lecture 17:

Data Converters- ADC Design, Sampling






Constant V_{GS} Sampler: Ф High • C3 previously charged to VDD • M8 & M9 are on: C3 across G-S of M11 • M11 on with constant VGS = VDD • Mission accomplished!?







EECS 247 Lecture 17:

Data Converters- ADC Design, Sampling

© 2010 Page 9

Constant V_{GS} Sampling?



- During the time period:
 - $V_{in} < V_{out}$ $\rightarrow V_{GS} = constant = V_{DD}$
 - Larger V_{GS}-V_{th} compared to no boost
 - V_{GS}=cte and not a function of input voltage
 → Significant linearity improvement



- During the time period: $V_{in} > V_{out}$:
 - \rightarrow V_{GS}= V_{DD} IR
- V_{GS} is a function of IR and hence input voltage
 - → Linearity improvement not as pronounced as for V_{in}< V_{out}

EECS 247 Lecture 17:

Data Converters- ADC Design, Sampling

Boosted Clock Sampling Design Considerations

Choice of value for C3:

- C3 too large → large charging current → large dynamic power dissipation
- C3 too small →

 (Vgate-Vs)_{M11}=

 VDD.C3/(C3+Cx)

 →Loss of VGS_{M11} due to low
 - ratio of C3/Cx Cx includes C_{GS} of M11 plus all other parasitics caps....

Ref: A. Abo et al, "A 1.5-V, 10-bit, 14.3-MS/s CMOS Pipeline Analog-to-Digital Converter," JSSC May 1999, pp. 599.

EECS 247 Lecture 17:

Data Converters- ADC Design, Sampling


© 2010 Page 11

Boosted Clock Sampling Design Considerations


- · Reliability issues:
 - Avoid having any of the G-S and G-D, and D-S terminal voltages for ALL circuit devices exceed the maximum V_{DD} prescribed by the SI processing firm.
 - In particular, the thin MOS device gate oxide could gradually sustain damage through getting exposed to higher than prescribed voltage.

EECS 247 Lecture 17:

Data Converters- ADC Design, Sampling



Advanced Clock Boosting Technique




Two floating voltages sources generated and connected to Gate and S & D

EECS 247 Lecture 17:

Data Converters- ADC Design, Sampling

Advanced Clock Boosting Technique




- clk→ low
 - Capacitors C1a & C1b → charged to VDD
 - MS \rightarrow off
 - Hold mode

EECS 247 Lecture 17:

Data Converters- ADC Design, Sampling

© 2010 Page 15

Advanced Clock Boosting Technique




- clk→ high
 - Top plate of C1a & C1b connected to gate of sampling switch
 - Bottom plate of C1a connected to V_{IN}

 - Bottom plate of C1b connected to V_{OUT} VGS & VGD of sampling switch (MS) both @ VDD & ac signal on G of MS \rightarrow average of V_{IN} & V_{OUT}

EECS 247 Lecture 17:

Data Converters- ADC Design, Sampling

Advanced Clock Boosting Technique



Ref: M. Waltari et al., "A self-calibrated pipeline ADC with 200MHz IFsampling frontend," ISSCC 2002, Dig. Tech. Papers, pp. 314


- Gate tracks *average* of input and output, reduces effect of I-R drop at high frequencies
- Bulk also tracks signal ⇒ reduced body effect (technology used allows connecting bulk to S)
- Reported measured SFDR = 76.5dB at f_{in}=200MHz

EECS 247 Lecture 17:

Data Converters- ADC Design, Sampling

© 2010 Page 17

Constant Conductance Switch




Ref: H. Pan et al., "A 3.3-V 12-b 50-MS/s A/D converter in 0.6um CMOS with over 80-dB SFDR," *IEEE J. Solid-State Circuits*, pp. 1769-1780, Dec. 2000

EECS 247 Lecture 17:

Data Converters- ADC Design, Sampling

Constant Conductance Switch




Ref: H. Pan et al., "A 3.3-V 12-b 50-MS/s A/D converter in 0.6um CMOS with over 80-dB SFDR," *IEEE J. Solid-State Circuits*, pp. 1769-1780, Dec. 2000

EECS 247 Lecture 17:

Data Converters- ADC Design, Sampling

© 2010 Page 19

Constant Conductance Switch



M2→ Constant current

M1→ replica of M2 & same VGS as M2


- → M1 also constant current
- Note: Authors report requirement of 280MHz GBW for the opamp for 12bit 50Ms/s ADC
- Also, opamp common-mode compliance for full input range required

Ref: H. Pan et al., "A 3.3-V 12-b 50-MS/s A/D converter in 0.6um CMOS with over 80-dB SFDR," *IEEE J. Solid-State Circuits*, pp. 1769-1780, Dec. 2000

EECS 247 Lecture 17:

Data Converters- ADC Design, Sampling

Switch Off-Mode Feedthrough Cancellation



V_{IN} , w_{I2} , v_{OUT}

High-pass feedthrough paths past an open switch

Feedthrough cancellation with a dummy switch


Ref: M. Waltari et al., "A self-calibrated pipeline ADC with 200MHz IF-sampling frontend," ISSCC 2002, Dig. Techn. Papers, pp. 314

EECS 247 Lecture 17:

Data Converters- ADC Design, Sampling

© 2010 Page 21

Practical Sampling




- Switch induced noise due to M1 finite channel resistance
- · Clock jitter
- Finite R_{sw} \Rightarrow limited bandwidth \Rightarrow finite acquisition time
- $R_{sw} = f(V_{in}) \rightarrow \text{distortion}$


Switch charge injection & clock feedthrough

EECS 247 Lecture 17:

Data Converters- ADC Design, Sampling

Sampling Switch Charge Injection & Clock Feedthrough Switching from Track to Hold





- First assume V is a DC voltage
- When switch turns off \rightarrow unwanted offset voltage induced on C_s
- Why?

EECS 247 Lecture 17:


Data Converters- ADC Design, Sampling

© 2010 Page 23

Sampling Switch Charge Injection

MOS xtor operating in triode region Cross section view

Distributed channel resistance & gate & junction capacitances





- Channel → distributed RC network formed between G,S, and D
- Channel to substrate junction capacitance → distributed & voltage dependant
- Drain/Source junction capacitors to substrate → voltage dependant
- Over-lap capacitance $C_{ov} = L_D$. $W.C_{ox}$ associated with G-S & G-D overlap

EECS 247 Lecture 17:

Data Converters- ADC Design, Sampling

Switch Charge Injection Slow Clock






- Slow clock → clock fall time >> device speed
 - ightarrow During the period (t- to $t_{\it off}$) current in channel discharges channel charge into low impedance signal source
- Only source of error \rightarrow Clock feedthrough from C_{ov} to C_s


EECS 247 Lecture 17:

Data Converters- ADC Design, Sampling

© 2010 Page 25

Switch Clock Feedthrough Slow Clock







where $\varepsilon = -\frac{C_{ov}}{C_s}$; $V_{os} = -\frac{C_{ov}}{C_s} (V_{th} - V_L)$

EECS 247 Lecture 17:

Data Converters- ADC Design, Sampling

Switch Charge Injection & Clock Feedthrough Slow Clock- Example





$$\begin{split} &C_{ov}=0.1fF/\mu \quad C_{ox}=9fF/\mu^2 \quad V_{th}=0.4V \quad V_L=0 \quad V_t\\ &\varepsilon=-\frac{C_{ov}}{C_s}=-\frac{10\mu x 0.1fF/\mu}{1pF}=-.1\%\\ &Allowing \ \varepsilon=1/2LSB \rightarrow ADC\ resolution <\sim 9bit \end{split}$$


$$V_{os} = -\frac{C_{ov}}{C_s} (V_{th} - V_L) = -0.4 m V$$


EECS 247 Lecture 17:

Data Converters- ADC Design, Sampling

© 2010 Page 27

Switch Charge Injection & Clock Feedthrough Fast Clock





Sudden gate voltage drop → no gate voltage to establish current in channel
 → channel charge has no choice but to escape out towards S & D

EECS 247 Lecture 17:

Data Converters- ADC Design, Sampling

Switch Charge Injection & Clock Feedthrough Fast Clock

Clock Fall-Time << Device Speed:


$$\Delta V_{o} = -\frac{C_{ov}}{C_{ov} + C_{s}} (V_{H} - V_{L}) - \frac{1}{2} \times \frac{Q_{ch}}{C_{s}}$$

$$\approx -\frac{C_{ov}}{C_{ov} + C_{s}} (V_{H} - V_{L}) - \frac{1}{2} \times \frac{WC_{ox}L((V_{H} - V_{i} - V_{th}))}{C_{s}}$$

$$V_{o} = V_{i}(I + \varepsilon) + V_{os}$$

$$where \varepsilon = \frac{1}{2} \times \frac{WC_{ox}L}{C_{s}}$$

$$V_{os} = -\frac{C_{ov}}{C_{s}} (V_{H} - V_{L}) - \frac{1}{2} \times \frac{WC_{ox}L(V_{H} - V_{th})}{C_{s}}$$




- For simplicity it is assumed channel charge divided equally between S & D
- Source of error \rightarrow channel charge transfer + clock feedthrough via C_{ov} to C_s

EECS 247 Lecture 17:

Data Converters- ADC Design, Sampling

© 2010 Page 29

Switch Charge Injection & Clock Feedthrough Fast Clock- Example



$$V_{i}$$
 V_{L}
 V_{O}
 V_{i}
 V_{i}
 V_{i}
 V_{i}
 V_{i}
 V_{i}
 V_{i


$$\begin{split} &C_{ov} = 0.1 \frac{fF}{\mu}, \ C_{ox} = 9 \frac{fF}{\mu^2}, V_{th} = 0.4 V, V_{DD} = 1.8 V, \ V_L = 0 \\ &\varepsilon = 1/2 \frac{WLC_{ox}}{C_s} = \frac{10 \mu x 0.18 \mu x 9 fF / \mu^2}{1 pF} = 1.6 \% \rightarrow \sim 5 - bit \end{split}$$


$$V_{os} = -\frac{C_{ov}}{C_s} (V_H - V_L) - \frac{1}{2} \times \frac{WC_{ox}L(V_H - V_{th})}{C_s} = -1.8mV - 14.6mV = -16.4mV$$

EECS 247 Lecture 17:

Data Converters- ADC Design, Sampling

Switch Charge Injection & Clock Feedthrough **Example-Summary**





Error function of:

- → Clock fall time
- → Input voltage level
- → Source impedance
- → Sampling capacitance size
- → Switch size

8 Clock fall/rise should be controlled not to be faster (sharper) than necessary

EECS 247 Lecture 17:

Data Converters- ADC Design, Sampling

© 2010 Page 31

Switch Charge Injection Error Reduction

- · How do we reduce the error?
 - → Reduce switch size to reduce channel charge?

$$\Delta V_o = -\frac{1}{2} \frac{Q_{ch}}{C_s} \downarrow$$

$$\tau = R_{ON}C_s = \frac{C_s}{\mu C_{ox}} \frac{W}{L} (V_{GS} - V_{th}) \qquad (note: \frac{T_s}{2} = k\tau)$$
Consider the figure of marit (EOM):

Consider the figure of merit (FOM):

$$FOM = \frac{1}{\tau \times \Delta V_o} \approx \frac{\mu C_{ox} \frac{W}{L} (V_{GS} - V_{th})}{C_s} \times 2 \times \frac{C_s}{W C_{ox} L ((V_H - V_i - V_{th}))}$$

- $\rightarrow FOM \propto \mu/L^2$
- ❖ Reducing switch size increases τ → increased distortion→ not a viable solution
- ❖ Small τ and small ΔV → use minimum chanel length (mandated by technology)
- For a given technology τ x ΔV ~ constant

EECS 247 Lecture 17:

Data Converters- ADC Design, Sampling

Sampling Switch Charge Injection & Clock Feedthrough Summary


- Extra charge injected onto sampling capacitor @ switch device turn-off
 - -Channel charge injection
 - -Clock feedthrough to C_s via C_{ov}
- Issues due to charge injection & clock feedthrough:
 - -DC offset induced on hold C
 - -Input dependant error voltage → distortion
- Solutions:
 - -Slowing down clock edges as much as possible
 - -Complementary switch?
 - -Addition of dummy switches?
 - -Bottom-plate sampling?


EECS 247 Lecture 17:

Data Converters- ADC Design, Sampling

© 2010 Page 33

Switch Charge Injection & Clock Feedthrough Complementary Switch





- In slow clock case if area of n & p devices & widths are equal
 (W_n=W_p)→ effect of overlap capacitor for n & p devices to first order
 cancel (cancellation accuracy depends on matching of n & p width and
 overlap length L_D)
- Since in CMOS technologies μ_n ~2.5 μ_p choice of W_n = W_p not optimal from linearity perspective (W_p > W_n preferable)

EECS 247 Lecture 17:


Data Converters- ADC Design, Sampling

Switch Charge Injection Complementary Switch Fast Clock

$$|Q_{ch-n}| = W_n C_{ox} L_n (V_H - V_i - |V_{th-n}|)$$

$$|Q_{ch-p}| = W_p C_{ox} L_p \left(V_i - V_L - |V_{th-p}| \right)$$


$$\Delta V_o \approx -\frac{1}{2} \left(\frac{|Q_{ch-n}|}{C_s} - \frac{|Q_{ch-p}|}{C_s} \right)$$



$$V_o = V_i (I + \varepsilon) + V_{os}$$

$$\varepsilon \approx \frac{I}{2} \times \frac{W_n C_{ox} L_n + W_p C_{ox} L_p}{C}$$

- · In fast clock case
 - To 1st order, offset due to overlap caps cancelled for equal device width
 - Input voltage dependant error worse!





EECS 247 Lecture 17:

Data Converters- ADC Design, Sampling

© 2010 Page 35

Switch Charge Injection Dummy Switch





$$Q_I \approx \frac{1}{2} Q_{ch}^{MI} + Q_{ov}^{MI}$$


$$Q_2 \approx Q_{ch}^{M2} + 2Q_{ov}^{M2}$$


For
$$W_{M2} = \frac{1}{2}W_{M1} \rightarrow Q_2 = -Q_1$$
 & $Q_{ov}^{M1} = 2Q_{ov}^{M2}$

EECS 247 Lecture 17:

Data Converters- ADC Design, Sampling

Switch Charge Injection Dummy Switch






- · Dummy switch same L as main switch but half W
- Main device clock goes low, dummy device gate goes high → dummy switch acquires same amount of channel charge main switch needs to lose
- Effective only if exactly half of the charge stored in M1 is transferred to M2 (depends on input/output node impedance) and requires good matching between clock fall/rise

EECS 247 Lecture 17:

Data Converters- ADC Design, Sampling

© 2010 Page 37

Switch Charge Injection Dummy Switch




- To guarantee half of charge goes to each side → create the same environment on both sides
 - ❖ Add capacitor equal to sampling capacitor to the other side of the switch
 - + add fixed resistor to emulate input resistance of following circuit
 - → Issues: Degrades sampling bandwidth

EECS 247 Lecture 17:

Data Converters- ADC Design, Sampling

Dummy Switch Effectiveness Test



Vin	UNCOMPENSATED SWITCH	WITH DUMMY	BA LANCED SWITCH
Øv	-160mV	-45mV	6 m V
5 v	-1Ø5mV	-30mV	1 m V
10v	-4ØmV	- 1 1 m V	Ø.5mV

- Dummy switch

 → W=1/2W_{main}
- As Vin is increased Vc1-Vin is decreased → channel charge decreased → less charge injection
- Note large Ls
 →good device area matching


Ref: L. A. Bienstman et al, "An Eight-Channel 8 13it Microprocessor Compatible NMOS D/A Converter with Programmable Scaling", IEEE JSSC, VOL. SC-15, NO. 6, DECEMBER 1980

EECS 247 Lecture 17:

Data Converters- ADC Design, Sampling

© 2010 Page 39

Switch Charge Injection Differential Sampling




$$\begin{split} V_{o+} - V_{o-} &= V_{od} \quad V_{i+} - V_{i-} = V_{id} \\ V_{oc} &= \frac{V_{o+} + V_{o-}}{2} \quad V_{ic} = \frac{V_{i+} + V_{i-}}{2} \\ V_{o+} &= V_{i+} (I + \varepsilon_I) + V_{os1} \\ V_{o-} &= V_{i-} (I + \varepsilon_2) + V_{os2} \\ V_{od} &= V_{id} + V_{id} \frac{(\varepsilon_I + \varepsilon_2)}{2} + (\varepsilon_I - \varepsilon_2) V_{ic} + V_{os1} - V_{os2} \end{split}$$


- To 1st order, offset terms cancel
- Note gain error arepsilon still about the same
- Has the advantage of better immunity to noise coupling and cancellation of even order harmonics

EECS 247 Lecture 17:

Data Converters- ADC Design, Sampling

Avoiding Switch Charge Injection Bottom Plate Sampling








- Switches M2 opened slightly earlier compared to M1
 → Injected charge due to turning off M2 is constant since its GS voltage is constant & eliminated when used differentially
- Since C_s bottom plate is already open when M1 is switched off: \rightarrow No signal dependant charge injected on C_s


EECS 247 Lecture 17:

Data Converters- Track & Hold- ADC Design










Charge Injection


- At the instant of transitioning from track to hold mode, some of the charge stored in sampling switch S1 is dumped onto C
- With "Bottom Plate Sampling", only charge injection component due to opening of S1 and is to first-order independent of v_{IN}
 - Only a dc offset is added. This dc offset can be removed with a differential architecture




Flip-Around T/H

- S1 is chosen to be an n-channel MOSFET
- Since it always switches the same voltage, it's onresistance, R_{S1}, is signal-independent (to first order)
- Choosing $R_{S1} >> R_{S1A}$ minimizes the non-linear component of $R = R_{S1A} + R_{S1}$
 - Typically, S1A is a wide (much lower resistance than S1) & constant V_{GS} switch
 - In practice size of S1A is limited by the (nonlinear) S/D capacitance that also adds distortion
 - If S1A's resistance is negligible → delay depends only on S1 resistance
 - S1 resistance is independent of V $_{\rm IN}$ \Rightarrow error due to finite time-constant \Rightarrow independent of V $_{\rm IN}$

Differential Flip-Around T/H Choice of Sampling Switch Size





- THD simulated w/o sampling switch boosted clock → -45dB
- THD simulated with sampling switch boosted clock (see graph)


Ref: K. Vleugels et al, "A 2.5-V Sigma–Delta Modulator for Broadband Communications Applications " IEEE JSSC, VOL. 36, NO. 12, DECEMBER 2001, pp. 1887

EECS 247 Lecture 17:

Data Converters-Track & Hold-ADC Design

© 2009 Page 49

Differential Flip-Around T/H



Offset voltage associated with charge injection of S11 & S12 cancelled by differential nature of the circuit


During input sampling phase → amp outputs shorted together

Ref: W. Yang, et al. "A 3-V 340-mW 14-b 75-Msample/s CMOS ADC With 85-dB SFDR at Nyquist Input," IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 36, NO. 12, DECEMBER 2001 1931

EECS 247 Lecture 17:

Data Converters-Track & Hold-ADC Design

Differential Flip-Around T/H




- Gain=1
- Feedback factor=1 → high operating speed


EECS 247 Lecture 17:

Data Converters-Track & Hold-ADC Design

© 2009 Page 51

Differential Flip-Around T/H Issues: Input Common-Mode Range






 $\Delta V_{\text{in-cm}} = 1-1.5 = -0.5V$

- $\bullet \ \Delta V_{\text{in-cm}} = V_{\text{out_com}} V_{\text{sig_com}}$
 - \rightarrow Drawback: Amplifier needs to have large input common-mode compliance

EECS 247 Lecture 17:

Data Converters-Track & Hold-ADC Design

Input Common-Mode Cancellation



· Note: Shorting switch M3 added


Ref: R. Yen, et al. "A MOS Switched-Capacitor Instrumentation Amplifier," IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. SC-17, NO. 6,, DECEMBER 1982 1008

EECS 247 Lecture 17:

Data Converters- Track & Hold- ADC Design

© 2009 Page 53

Input Common-Mode Cancellation



Track mode (ϕ high) $V_{C1}=V_{I1}$, $V_{C2}=V_{I2}$ $V_{o1}=V_{o2}=0$

Hold mode (ϕ low) $V_{o1}+V_{o2}=0$ $V_{o1}-V_{o2}=-(V_{11}-V_{12})(C_{1}/(C_{1}+C_{3}))$

→ Input common-mode level removed

EECS 247 Lecture 17:

Data Converters-Track & Hold-ADC Design

Switched-Capacitor Techniques Combining Track & Hold with Other Functions


- T/H + Charge redistribution amplifier
- T/H & Input difference amplifier
- · T/H & summing amplifier
- Differential T/H combined with gain stage
- Differential T/H including offset cancellation

EECS 247 Lecture 17:

Data Converters-Track & Hold-ADC Design

© 2009 Page 55

T/H + Charge Redistribution Amplifier



Track mode: (S1, S3
$$\rightarrow$$
 on S2 \rightarrow off) $V_{C1} = V_{os} - V_{IN}$, $V_{C2} = 0$ $V_o = V_{os}$

EECS 247 Lecture 17:

Data Converters-Track & Hold-ADC Design

T/H + Charge Redistribution Amplifier Hold Mode

S1 & S3 open S2 closed


$$\Delta V_{C1} = V_{os} - (V_{os} - V_{IN}) = V_{IN}$$

$$\Delta Q_1 = C_1 \Delta V_{C1} = C_1 V_{IN}$$

$$\Delta Q_2 = C_2 \Delta V_{C,2} = \Delta Q_1$$

$$\Delta V_{C2} = \left(\frac{C_1}{C_2}\right) V_{C1} = V_{C2}$$

$$V_{O} = V_{C2} + V_{os} = \left(\frac{C_{1}}{C_{2}}\right) V_{IN} + V_{os}$$



Hold/amplify mode (S1, S3 \rightarrow off S2 \rightarrow on)


- → Offset NOT cancelled, but not amplified
- → Input-referred offset =(C_2/C_1) x V_{OS} , & often $C_2< C_1$


EECS 247 Lecture 17:

Data Converters- Track & Hold- ADC Design

© 2009 Page 57

T/H & Input Difference Amplifier





Sample mode:

$$\begin{array}{c} (S1,S3 \rightarrow on \ S2 \rightarrow off) \\ V_{C1} = V_{os} - V_{I1} \ \ , \ V_{C2} = 0 \\ V_{o} = V_{os} \end{array}$$

$$V_{C1} - V_{os} - V_{c}$$
 $V_{c} = V_{cc}$

EECS 247 Lecture 17:

Data Converters- Track & Hold- ADC Design


Input Difference Amplifier Cont'd

Subtract/Amplify mode (S1, S3 \rightarrow off S2 \rightarrow on)

During previous phase:
$$V_{C1}=V_{os}-V_{I1}$$
, $V_{C2}=0$
 $V_o=V_{os}$

$$\begin{split} &V_{C1} = V_{os} - V_{I2} \\ &\Delta V_{C1} = \left(V_{os} - V_{I2}\right) - \left(V_{os} - V_{I1}\right) = \ V_{I1} - V_{I2} \\ &\Delta V_{C2} = \left(\frac{C_1}{C_2}\right) \!\!\! \Delta V_{C1} = \left(\frac{C_1}{C_2}\right) \!\! \left(V_{I1} - V_{I2}\right) \end{split}$$

$$V_0 = \left(\frac{C_1}{C_2}\right)(V_{11} - V_{12}) + V_{os}$$




→Offset NOT cancelled, but not amplified →Input-referred offset = $(C_2/C_1)xV_{OS}$, & $C_2 < C_1$

EECS 247 Lecture 17:

Data Converters- Track & Hold- ADC Design

© 2009 Page 59


T/H & Summing Amplifier



EECS 247 Lecture 17:

Data Converters- Track & Hold- ADC Design

T/H & Summing Amplifier Cont'd



Sample mode (S1, S3, S5 \rightarrow on S2, S4 \rightarrow off) $V_{C1}=V_{os}-V_{I1}$, $V_{C2}=V_{os}-V_{I3}$, $V_{C3}=0$ $V_{o}=V_{os}$


EECS 247 Lecture 17:

Data Converters- Track & Hold- ADC Design

© 2009 Page 61

T/H & Summing Amplifier Cont'd

Amplify mode (S1, S3, S5 \rightarrow off, S2, S4 \rightarrow on)



$$\begin{split} V_{C1} &= V_{os} - V_{I2} & \Rightarrow \Delta V_{C1} = V_{I1} - V_{I2} \\ V_{C2} &= V_{os} - V_{I4} & \Rightarrow \Delta V_{C2} = V_{I3} - V_{I4} \end{split}$$

$$\Delta Q_3 = \Delta Q_1 + \Delta Q_2 = C_1 \Delta V_{C1} + C_2 \Delta V_{C2}$$


$$\Delta V_{C3} \, = \, \frac{\Delta Q_3}{C_3} \, = \, \left(\frac{C_1}{C_3} \right) \! (V_{I1} - V_{I2}) + \! \left(\! \frac{C_2}{C_3} \! \right) \! (V_{I3} - V_{I4})$$

$$\boldsymbol{V}_{O} = \binom{C_{1}}{C_{3}} (\boldsymbol{V}_{11} - \boldsymbol{V}_{12}) + \binom{C_{2}}{C_{3}} (\boldsymbol{V}_{13} - \boldsymbol{V}_{14}) + \boldsymbol{V}_{os}$$

EECS 247 Lecture 17:

Data Converters-Track & Hold-ADC Design

Differential T/H Combined with Gain Stage




Employs the previously discussed technique to eliminate the problem associated with high common-mode voltage excursion at the input of the opamp

Ref: S. H. Lewis, et al., "A Pipelined 5-Msample/s 9-bit Analog-to-Digital Converter" IEEE JSSC, VOL. SC-22,NO. 6, DECEMBER 1987

EECS 247 Lecture 17:

Data Converters-Track & Hold-ADC Design

© 2009 Page 63




Ref: S. H. Lewis, et al., "A Pipelined 5-Msample/s 9-bit Analog-to-Digital Converter" IEEE JSSC, VOL. SC-22,NO. 6, DECEMBER 1987

EECS 247 Lecture 17:

Data Converters-Track & Hold-ADC Design

Differential T/H Combined with Gain Stage



- *Gain=4C/C=4*
- Input voltage common-mode level removed → opamp can have low input common-mode compliance
- Amplifier offset NOT removed

Ref: S. H. Lewis, et al., "A Pipelined 5-Msample/s 9-bit Analog-to-Digital Converter" IEEE JSSC, VOL. SC-22,NO. 6, DECEMBER 1987

EECS 247 Lecture 17:

Data Converters-Track & Hold-ADC Design