EE247 Lecture 23

- ADC figures of merit
- Oversampled ADCs
 - Why oversampling?
 - Pulse-count modulation
 - Sigma-delta modulation
 - 1-Bit quantization
 - Quantization error (noise) spectrum
 - SQNR analysis
 - Limit cycle oscillations
 - 2nd order Σ∆ modulator
 - Practical implementation
 - Effect of various building block nonidealities on the $\,\Sigma\Delta$ performance

EECS 247- Lecture 23

Oversampled ADCs

© 2010 Page 1

ADC Figures of Merit

- Objective: Establish measure/s to compare performance of various ADCs
- Can use FOM to combine several performance metrics to get one single number
- What are reasonable FOM for ADCs?

EECS 247- Lecture 23

Data Converters- Nyquist Rate ADCs

ADC Figures of Merit

$$FOM_1 = f_s \cdot 2^{ENOB}$$

- This FOM suggests that adding an extra bit to an ADC is just as hard as doubling its bandwidth
- · Is this a good assumption?

Ref: R. H. Walden, "Analog-to-digital converter survey and analysis," *IEEE Journal on Selected Areas in Communications*, April 1999


EECS 247- Lecture 23

EECS 247- Lecture 23

Data Converters- Nyquist Rate ADC

© 2010 Page 3

© 2010 Page 4



Data Converters- Nyquist Rate ADCs

ADC Figures of Merit

$$FOM_2 = \frac{Power}{f_s \cdot 2^{ENOB}} \quad [J/conv]$$

- Sometimes inverse of this metric is used
- In typical circuits power ~ speed, FOM₂ captures this tradeoff correctly
- · How about power vs. ENOB?
 - One more bit 2x in power?

Ref: R. H. Walden, "Analog-to-digital converter survey and analysis," *IEEE Journal on Selected Areas in Communications*, April 1999

EECS 247- Lecture 23

Data Converters- Nyquist Rate ADCs

© 2010 Page 5

ADC Figures of Merit

- · One more bit means...
 - 6dB SNR, 4x less noise power, 4x larger C
 - Power ~ Gm ~ C increases 4x
- Even worse: Flash ADC
 - Extra bit means 2x number of comparators
 - Each of them needs double precision
 - Transistor area 4x, Current 4x to keep same current density
 - Net result: Power increases 8x

ADC Figures of Merit

- FOM₂ seems not entirely appropriate, but somehow still standard in literature, papers
- "Tends to work" because:
 - Not all power in an ADC is "noise limited"
 - E.g. Digital power, biasing circuits, etc.
- Better use FOM₂ to compare ADCs with same resolution!

EECS 247- Lecture 23

Data Converters- Nyquist Rate ADCs

© 2010 Page 7


ADC Figures of Merit


$$FOM_3 = \frac{Power}{Speed}$$


- Compare only power of ADCs with approximately same ENOB
- Useful numbers:
 - 10b (~9 ENOB) ADCs: 1 mW/MSample/sec
 Note the ISSCC 05 example: 0.33mW/MS/sec!
 - 12b (~11 ENOB) ADCs: 4 mW/MSample/sec

EECS 247- Lecture 23

Data Converters- Nyquist Rate ADCs







ADC Architectures

- Slope type converters
- Successive approximation
- Flash
- Interpolating & Folding
- Residue type ADCs
 - Two-step Flash
 - Pipelined ADCs
- Time-interleaved / parallel converter
- → Oversampled ADCs

Analog-to-Digital Converters

- Two categories:
 - Nyquist rate ADCs → $f_{sig}^{max} \sim 0.5 x f_{sampling}$
 - Maximum achievable signal bandwidth higher compared to oversampled type
 - Resolution limited to max. ~14bits
- \rightarrow Oversampled ADCs $\rightarrow f_{sig}^{max} << 0.5xf_{sampling}$
 - Maximum possible signal bandwidth significantly lower compared to nyquist
 - · Maximum achievable resolution high (18 to 20bits!)


EECS 247- Lecture 23


Oversampled ADCs

© 2010 Page 13

The Case for Oversampling

Nyquist sampling:






- Nyquist rate f_N ~2B
- Oversampling rate M = f_s/f_N >> 1


EECS 247- Lecture 23

Oversampled ADCs



ADC Converters Baseband Noise

- For a quantizer with quantization step size Δ and sampling rate f_s :
 - Quantization noise power distributed uniformly across Nyquist bandwidth ($f_{\checkmark}/2$)



- Power spectral density:


$$N_e(f) = \frac{\overline{e^2}}{f_s} = \left(\frac{\Delta^2}{12}\right) \frac{I}{f_s}$$

– Noise is distributed over the Nyquist band $-f_s/2$ to $f_s/2$

EECS 247- Lecture 23

Oversampled ADCs

Oversampled Converters Baseband Noise



EECS 247- Lecture 23

Oversampled ADCs

© 2010 Page 17

Oversampled Converters Baseband Noise

$$\begin{split} S_B &= S_{B0} \left(\frac{2f_B}{f_s} \right) = \frac{S_{B0}}{M} \\ where \ M &= \frac{f_s}{2f_B} = oversampling \ ratio \end{split}$$

2X increase in M


- → 3dB reduction in S_B
- → ½ bit increase in resolution/octave oversampling

To further increase the improvement in resolution:


- Embed quantizer in a feedback loop (patented by Cutler in 1960s!)
 - →Noise shaping (sigma delta modulation)

EECS 247- Lecture 23

Oversampled ADCs



Pulse-Count Output Spectrum




- Signal band of interest: low frequencies, f < B << f_s
- Quantization error: high frequency, B ... f_s / 2
- · Separate signal from Q error with digital low-pass filter!

EECS 247- Lecture 23

Oversampled ADCs

Oversampled ADC Predictive Coding




- · Quantize the difference signal rather than the signal itself
- Smaller input to ADC → Buy dynamic range
- Only works if combined with oversampling
- · 1-Bit digital output
- Digital filter computes "average" →N-bit output

EECS 247- Lecture 23

Oversampled ADCs

© 2010 Page 21

Oversampled ADC



Decimator:

- · Digital (low-pass) filter
- Removes quantization noise for f > B
- 1-Bit input @ $f_{s,l}=Mf_N$, N-Bit output @ $f_{s,2}=f_N+\delta$ (computes "average")
- · Provides anti-alias filtering for DSP
- Narrow transition band, high-order (digital filters with high order consume significantly smaller power & area compared to analog filters)

EECS 247- Lecture 23

Oversampled ADCs

Modulator or Analog Front End (AFE)

- · Objectives:
 - Convert analog input to 1-Bit pulse density stream
 - Move quantization error to high frequencies f >>B
 - Operates at high frequency f_s >> f_N
 - M = 8 ... 256 (typical)....1024
 - Since modulator operated at high frequencies
 → need to keep analog circuitry "simple"

 $\rightarrow \Sigma \Lambda = \Lambda \Sigma$ Modulator


EECS 247- Lecture 23

Oversampled ADCs

© 2010 Page 23

Sigma- Delta Modulators

Analog 1-Bit $\Sigma\Delta$ modulators convert a continuous time analog input v_{IN} into a 1-Bit sequence D_{OUT}




EECS 247- Lecture 23

Oversampled ADCs

Sigma-Delta Modulators

- The loop filter H can be either switched-capacitor or continuous time
- Switched-capacitor filters are "easier" to implement + frequency characteristics scale with clock rate
- · Continuous time filters provide anti-aliasing protection




EECS 247- Lecture 23

Oversampled ADCs

© 2010 Page 25

Oversampling A/D Conversion



- Analog front-end → oversampled noise-shaping modulator
 - Converts original signal to a 1-bit digital output at the high rate of (2BXM)
- Digital back-end → digital filter (decimator)
 - · Removes out-of-band quantization noise
 - Provides anti-aliasing to allow re-sampling @ lower sampling rate

EECS 247- Lecture 23

Oversampled ADCs

Oversampling Benefits

- Almost no stringent requirements imposed on analog building blocks
- Takes advantage of the availability of low cost, low power digital filtering
- Relaxed transition band requirements for analog anti-aliasing filters
- Reduced baseband quantization noise power
- Allows trading speed for resolution


EECS 247- Lecture 23

Oversampled ADCs

© 2010 Page 27

1st Order $\Sigma\Delta$ Modulator

 1^{st} order modulator, simplest loop filter ightarrow an integrator




Note: Non-linear system with memory → difficult to analyze

EECS 247- Lecture 23

Oversampled ADCs

1^{st} Order $\Sigma\Delta$ Modulator Switched-capacitor implementation




- Full-scale input range $\rightarrow \Delta$
- Note that Δ here is different from Nyquist rate ADC Δ (1LSB)

EECS 247- Lecture 23

Oversampled ADCs

© 2010 Page 29


1st Order $\Delta\Sigma$ Modulator




- Properties of the 1st order modulator:
 - Maximum analog input range is equal to the DAC reference levels
 - The average value of $\mathrm{D}_{\mathrm{OUT}}$ must equal the average value of V_{IN}
 - -+1's (or -1's) density in D_{OUT} is an inherently monotonic function of V_{IN}
 → To 1st order, linearity is not dependent on component matching
 - Alternative multi-bit DAC (and ADCs) solutions reduce the quantization error but loose this inherent monotonicity & relaxed matching requirements

EECS 247- Lecture 23

Oversampled ADCs






ΣΔ Modulator Characteristics


- Inherently linear for 1-Bit DAC
- Quantization noise and thermal noise (KT/C) distributed over -f_s/2 to +f_s/2
 - →Total noise within signal bandwidth reduced by 1/M
 - → Required capacitor sizes x1/M compared to nyquist rate ADCs
- Very high SQNR achievable (> 20 Bits!)
- To first order, quantization error independent of component matching
- · Limited to moderate & low speed

EECS 247- Lecture 23

Oversampled ADCs



Quantization Noise Analysis



- Sigma-Delta modulators are nonlinear systems with memory → difficult to analyze directly
- Representing the quantizer as an additive noise source linearizes the system


EECS 247- Lecture 23

Oversampled ADCs

© 2010 Page 35

Signal Transfer Function


$$H(z) = \frac{z^{-1}}{1 - z^{-1}}$$
$$H(j\omega) = \frac{\omega_0}{i\omega}$$



Signal transfer function → low pass function:

$$H_{Sig}(j\omega) = \frac{1}{1 + \frac{s}{\omega_0}}$$


$$H_{Sig}(z) = \frac{Y(z)}{X(z)} = \frac{H(z)}{1 + H(z)} = z^{-1} \implies \text{Delay}$$





EECS 247- Lecture 23

Oversampled ADCs

Noise Transfer Function Qualitative Analysis $\frac{\overline{v_i}}{\overline{v_n}} \underbrace{\nabla \overline{v_{eq}}}_{i\omega} \underbrace{\nabla \overline{v_{eq}}}_{i\omega}$








 Input referred-noise → zero @ DC (s-plane)

EECS 247- Lecture 23

Oversampled ADCs

© 2010 Page 37

1st Order ΣΔ Modulator STF and NTF



Signal transfer function:

$$STF = \frac{Y(z)}{X(z)} = \frac{H(z)}{1 + H(z)} = z^{-1}$$
 \Rightarrow Delay

Noise transfer function:

NTF =
$$\frac{Y(z)}{F(z)} = \frac{1}{1 + H(z)} = 1 - z^{-1}$$
 \Rightarrow Differentiator

EECS 247- Lecture 23

Oversampled ADCs

Noise Transfer Function

$$NTF = \frac{Y(z)}{E(z)} = \frac{1}{1 + H(z)} = 1 - z^{-1} \qquad \text{set} \quad z = e^{j\omega T}$$

$$NTF(j\omega) = (1 - e^{-j\omega T}) = 2e^{-j\omega T/2} \left(\frac{e^{j\omega T/2} - e^{-j\omega T/2}}{2} \right)$$

$$= 2e^{-j\omega T/2} j \sin(\omega T/2)$$

$$= 2e^{-j\omega T/2} \times e^{-j\pi/2} \left[\sin(\omega T/2) \right]$$

$$= \left[2\sin(\omega T/2) \right] e^{-j(\omega T - \pi)/2}$$
where $T = 1/f_s$
Thus:
$$|NTF(f)| = 2 |\sin(\omega T/2)| = 2 |\sin(\pi f/f_s)|$$


Output noise power spectrum: $N_y(f) = |NTF(f)|^2 N_e(f)$

EECS 247- Lecture 23

Oversampled ADCs

© 2010 Page 39

First Order $\Sigma\Delta$ Modulator Noise Transfer Characteristics



Key Point:

Most of quantization noise pushed out of frequency band of interest

EECS 247- Lecture 23

Oversampled ADCs

Quantizer Error


• For quantizers with many bits

$$e^{2}(kT) = \frac{\Delta^{2}}{12}$$
 $e^{2}(kT) = \frac{\Delta^{2}}{12}$
 $e^{2}(kT) = \frac{\Delta^{2}}{12}$
 $e^{2}(kT) = \frac{\Delta^{2}}{12}$
 $e^{2}(kT) = \frac{\Delta^{2}}{12}$

- Let's use the same expression for the 1-bit case
- Use simulation to verify validity
- Experience: Often sufficiently accurate to be useful, with enough exceptions to be careful

EECS 247- Lecture 23

Oversampled ADCs



First Order $\Sigma\Delta$ Modulator In-Band Quantization Noise

$$NTF(z) = 1 - z^{-1}$$

$$\left| NTF(f) \right|^{2} = 4 \left| \sin(\pi f / f_{s}) \right|^{2} \quad for \quad M >> 1$$

$$\overline{S_{Y}} = \int_{-B}^{B} S_{Q}(f) \left| NTF(z) \right|_{z=e^{2\pi i f T}}^{2} df$$

$$\cong \int_{-f_{s} / L}^{f_{s} / 2} \frac{1}{f_{s}} \frac{\Delta^{2}}{12} (2 \sin \pi f T)^{2} df$$

EECS 247- Lecture 23

Oversampled ADCs

© 2010 Page 43

1st Order $\Sigma\Delta$ Dynamic Range

$$DR = 10\log \left[\frac{\text{full-scale signal power}}{\text{inband noise power}} \right] = 10\log \left[\frac{\overline{S_X}}{\overline{S_Q}} \right]$$

$$\overline{S_X} = \frac{1}{2} \left(\frac{\Delta}{2}\right)^2$$

sinusoidal input, STF = 1

$$\overline{S_Q} = \frac{\pi^2}{3} \frac{1}{M^3} \frac{\Delta^2}{12}$$

$$\frac{\overline{S_X}}{\overline{S_O}} = \frac{9}{2\pi^2} M^3$$

$$DR = 10\log\left[\frac{9}{2\pi^2}M^3\right] = 10\log\left[\frac{9}{2\pi^2}\right] + 30\log M$$

 $DR = -3.4dB + 30\log M$

2X increase in M→9dB (1.5-Bit) increase in dynamic range

EECS 247- Lecture 23

Oversampled ADCs

Oversampling and Noise Shaping

- ΣΔ modulators have interesting characteristics
 - Unity gain for input signal V_{IN}
 - Significant attenuation of in-band quantization noise injected at quantizer input
 - Performance significantly better than 1-bit noise quantizer possible for frequencies << f_s
- Increase in oversampling (M = f_s/f_N >> 1) improves SQNR considerably
 - 1^{st} order $\Sigma\Delta$: DR increases 9dB for each doubling of M
 - To first order, SQNR independent of circuit complexity and accuracy
- · Analysis assumes that the quantizer noise is "white"
 - Not entirely true in practice, especially for low-order modulators
 - Practical modulators are affected by other noise sources also (e.g. circuit thermal & 1/f noise)


EECS 247- Lecture 23

Oversampled ADCs

© 2010 Page 45

1^{st} Order $\Sigma\Delta$ Modulator Response to DC Input


- · Matlab & Simulink model used
- Input → DC at 1/11 full-scale level



EECS 247- Lecture 23

Oversampled ADCs


1^{st} Order $\Sigma\Delta$ Response to DC Input




- DC input A = 1/11
- Output spectrum shows DC component plus distinct tones!!
- Tones frequency shaped the same as quantization noise
 - → More prominent at higher frequencies
 - → Seems like periodic quantization "noise"

EECS 247- Lecture 23

Oversampled ADCs






- Problem: quantization noise becomes periodic in response to low level DC inputs & could fall within passband of interest!
- Solution
 - ➤ Use dithering (inject noise-like signal at the input): randomizes quantization noise
 If circuit thermal noise is large enough → acts as dither
 - > Second order loop

EECS 247- Lecture 23

Oversampled ADCs

© 2010 Page 49

1^{st} Order $\Sigma\Delta$ Modulator Linearized Model Analysis




$$Y(z) = \underbrace{z^{-1}}_{\text{LPF}} X(z) + \underbrace{\left(1 - z^{-1}\right)}_{\text{HPF}} E(z)$$

EECS 247- Lecture 23

Oversampled ADCs

2^{nd} Order $\Sigma \Delta$ Modulator




- Two integrators in series
- Single quantizer (typically 1-bit)
- Feedback from output to <u>both</u> integrators
- · Tones less prominent compared to 1st order

EECS 247- Lecture 23

Oversampled ADCs

© 2010 Page 51

2^{nd} Order $\Sigma\Delta$ Modulator Linearized Model Analysis



Using the delay operator
$$z^{-1}$$
: $Y(z) = z^{-1} X(z) + \left(1 - z^{-1}\right)^2 E(z)$

EECS 247- Lecture 23

Oversampled ADCs

2^{nd} Order $\Sigma\Delta$ Modulator In-Band Quantization Noise

$$NTF(z) = (1 - z^{-1})^{2}$$

$$|NTF(f)|^{2} =$$

$$= 2^{4} \left| \sin(\pi f / f_{s}) \right|^{4} \quad \text{for } M >> 1$$


$$\overline{S_{Q}} = \int_{-B}^{B} S_{Q}(f) \left| NTF(z) \right|_{z=e^{2\pi j/T}}^{2} df$$

$$\approx \int_{-J_{s/2M}}^{J_{s/2M}} \frac{1}{f_{s}} \frac{\Delta^{2}}{12} (2 \sin \pi f T)^{4} df$$

$$\approx \frac{\pi^{4}}{5} \frac{1}{M^{5}} \frac{\Delta^{2}}{12}$$

EECS 247- Lecture 23

Oversampled ADCs



2^{nd} Order $\Sigma\Delta$ Modulator Dynamic Range

$$DR = 10 \log \left[\frac{\text{full-scale signal power}}{\text{inband noise power}} \right] = 10 \log \left[\frac{\overline{S_X}}{\overline{S_Q}} \right]$$

$$\overline{S_X} = \frac{1}{2} \left(\frac{\Delta}{2}\right)^2$$

sinusoidal input, STF = 1

$$\overline{S_Q} = \frac{\pi^4}{5} \frac{1}{M^5} \frac{\Delta^2}{12}$$

$$\frac{\overline{S_X}}{\overline{S_O}} = \frac{15}{2\pi^4} M^5$$

$$DR = 10\log\left[\frac{15}{2\pi^4}M^5\right] = 10\log\left[\frac{15}{2\pi^4}\right] + 50\log M$$

$$DR = -11.1dB + 50\log M$$

2X increase in M →15dB (2.5-bit) increase in DR

EECS 247- Lecture 23

Oversampled ADCs

© 2010 Page 55

2^{nd} Order vs 1^{st} Order $\Sigma\Delta$ Modulator Dynamic Range

М	2 nd Order D.R.	1 st Order D.R.	Resolution (2 nd order - 1 st order)
16	49 dB (7.8bit)	33dB (5.2bit)	2.6 bit
32	64 dB (10.3bit)	42dB (6.7bit)	3.6 bit
256	109 dB (17.9bit)	68.8dB (11.1bit)	6.8 bit
1024	139 dB (22.8bit)	87dB (14.2bit)	8.6 bit

 Note: For higher oversampling ratios resolution of 2nd order modulator significantly higher compared to 1st order

EECS 247- Lecture 23

Oversampled ADCs

2^{nd} Order $\Sigma\Delta$ Modulator Example

- · Digital audio application
 - Signal bandwidth 20kHz
 - Desired resolution 16-bit

$$16 - bit \rightarrow 98 dB$$
 Dynamic Range $DR_{2nd \ order \Sigma \Delta} = -11.1 dB + 50 \log M$

$$M_{min} = 153$$

 $M \rightarrow 256=2^8 (\rightarrow DR=109dB)$ two reasons:

- 1. Allow some margin so that thermal noise dominate & provides dithering to minimize level of in-band limit cycle oscillation
- 2. Choice of *M* power of $2 \rightarrow$ ease of digital filter implementation
- → Sampling rate (2x20kHz + 5kHz)M = 12MHz (quite reasonable!)


EECS 247- Lecture 23

Oversampled ADCs

© 2010 Page 57

Limit Cycle Tones in 1st Order & 2^{nd} Order $\Sigma\Delta$ Modulator

- Higher oversampling ratio
 → lower tones
- 2nd order tones much lower compared to 1st
- 2X increase in M decreases the tones by 6dB for 1st order loop and 12dB for 2nd order loop



Ref: B. P. Brandt, et al., "Second-order sigma-delta modulation for digital-audio signal acquisition," IEEE Journal of Solid-State Circuits, vol. 26, pp. 618 - 627, April 1991.
 R. Gray, "Spectral analysis of quantization noise in a single-loop sigma-delta modulator with dc input," *IEEE Trans. Commun.*, vol. 37, pp. 588–599, June 1989.

EECS 247- Lecture 23

Oversampled ADCs

$\Sigma\Delta$ Implementation Practical Design Considerations


- Internal node scaling & clipping
- · Effect of finite opamp gain & linearity
- KT/C noise
- Opamp noise
- Effect of comparator nonidealities
- Power dissipation considerations

EECS 247- Lecture 23

Oversampled ADCs

© 2010 Page 59

Switched-Capacitor Implementation 2^{nd} Order $\Sigma\Delta$ Nodes Scaled for Maximum Dynamic Range



- Modification (gain of $\frac{1}{2}$ in front of integrators) reduce & optimize required signal range at the integrator outputs ~ 1.7x input full-scale (Δ)
- Note: Non-idealities associated with 2^{nd} integrator and quantizer when referred to the $\Sigma\Delta$ input is attenuated by 1^{st} integrator high gain
 - → The only building block requiring low-noise and high accuracy is the 1st integrator

Ref: B.E. Boser and B.A. Wooley, "The Design of Sigma-Delta Modulation A/D Converters," IEEE J. Solid-State Circuits, vol. 23, no. 6, pp. 1298-1308, Dec. 1988.

EECS 247- Lecture 23

Oversampled ADCs

