Spanos & Poolla

EE290H F03

EE290H

Special Issues in Semiconductor Manufacturing

Costas J. Spanos

Department of Electrical Engineering and Computer Sciences el (510) 643 6776, fax (510) 642 2739 email spanos@eecs.berkeley.edu

Kameshwar Poolla

Department of Mechanical Engineering el (510) 642 4642, fax (510) 643 5599 email poolla@me.berkeley.edu University of California Berkeley, CA 94720, U.S.A.

http://www-inst.eecs.berkeley.edu/~ee290h/

Fall 2003

Lecture 1: Introduction & IC Yield

EE290H F03

Spanos & Poolla

1

The purpose of this class

To integrate views, tools, data and methods towards a coherent view of the problem of *Efficient* Semiconductor Manufacturing.

The emphasis is on technical/engineering issues related to current state-of-the-art as well as future technology generations.

The Evolution of Manufacturing Science

- Invention of machine tools. English system (1800). mechanical - accuracy
- 2. Interchangeable components. American system (1850). *manufacturing repeatability*
- 3. Scientific management. Taylor system (1900). industrial - reproducibility
- 4. Statistical Process Control (1930). quality - stability
- Information Processing and Numerical Control (1970). system - adaptability
- 6. Intelligent Systems and CIM (1980). knowledge – versatility
- Physical and logical ("lights out") Automation (2000). integration – efficiency

Lecture 1: Introduction & IC Yield

EE290H F03

3

Spanos & Poolla

Fall 2003 EE290H Tentative Weekly Schedule



Bibliography

- Introduction to Statistical Quality Control, D. C. Montgomery, John Wiley & Sons, 4th Edition, 2001
- Design and Analysis of Experiments, D. C. Montgomery, John Wiley & Sons, 5th Edition, 2001
- Manufacturing Yield Evaluation of VLSI/WSI Systems, Bruno Ciciani, IEEE Computer Society Press, 1995
- Statistics for Experimenters, G.P. Box, W.G. Hunter, J.S. Hunter Wiley Interscience, 1978
- Quality Engineering Using Robust Designs, Madhav S. Phadke, Prentice Hall 1989
- Practical Experimental Designs for Engineers and Scientists, W. J. Diamond, Vannostrand & Reinhold, Second Edition, 1989
- The Cartoon Guide to Statistics, L. Gonick & W. Smith, Harper Perennial, 1993
- Guide to Quality Control, Kaoru Ishikawa Asian Productivity Organization Quality Resources 1982
- Quality Engineering in Production Systems, G. Taguchi, E. Elsayed, T. Hsiang, McGraw-Hill, 1989
- Statistical Process Control in Automated Manufacturing, J. B. Keats and N.F. Hubele (editors) Marcel Dekker Inc. 1989
- Statistical Methods for Industrial Process Control, D. Drain, Chapman and Hall, 1997
- Special Issues in Semiconductor Manufacturing, Vols I-VI, Costas J. Spanos Electronics Research Laboratory EECS, University of California, Berkeley, CA 94720
- IEEE Transactions on Semiconductor Manufacturing, Quarterly publication of the IEEE.
- Berkeley Computer-Aided Manufacturing Web site, http://bcam.eecs.berkeley.edu
- Class Site http://www-inst.eecs.berkeley.edu/~ee290h/
- International Technology Road Map for Semiconductors, 2002 update http://public.itrs.net/
- Atlas of IC Technologies An Introduction to VLSI Processes, W. Maly, The Benjamin/Cummins Publishing Company, Inc, 1987
- Semiconductor Manufacturing (Draft MS) by Gary May and Costas Spanos.

Lecture 1: Introduction & IC Yield

EE290H F03

IC Yield and Performance

- · Defect Limited Yield
 - Definition and Importance
 - Metrology
 - Modeling and Simulation
 - · Design Rules and Redundancy
- · Parametric Yield
 - · Parametric Variance and Profit
 - Metrology and Test Patterns
 - · Modeling and Simulation
 - · Worst Case Files and DFM
- Equipment Utilization
 - Definition and NTRS Goals
 - · Measurement and Modeling
 - Industrial Data
- · General Yield Issues
 - Yield Learning
 - · Short loop methods and the promise of in-situ metrology

Lecture 1: Introduction & IC Yield

Spanos & Poolla

5

What Determines IC Production Efficiency?



Solid interaction channels are needed between design and manufacturing.

Lecture 1: Introduction & IC Yield

EE290H F03

Spanos & Poolla

7

Issues

- Understand and model random phenomena.
- Functional and parametric yield important, but only part of the picture.
- Production optimization belongs to three "spheres of influence":

Process Engineer

Process Designer

IC Designer

• The interaction among the three spheres of influence is very important.

The	2002	Roadmap
1110		i touannap

Year of Production	2001	2002	2003	2004	2005	2006	2007
DRAM							
DRAM 1/2 Pitch (nm)	130	115	100	90	80	70	65
Contact in resist (nm)	165	140	130	110	100	90	80
Contact after etch (nm)	150	130	115	100	90	80	70
Overlay	46	40	35	32	28	25	23
CD control (3 sigma) (nm)	15.9	14.1	12.2	11	9.8	8.6	8
MPU							
MPU ½ Pitch (nm)	150	130	107	90	80	70	65
MPU gate in resist (nm)	90	70	65	53	45	40	35
MPU gate length after etch (nm)	65	53	45	37	32	28	25
Contact in resist (nm)	165	140	122	100	90	80	75
Contact after etch (nm)	150	130	107	90	80	70	65
Gate CD control (3 sigma) (nm)	5.3	4.3	3.7	3	2.6	2.4	2
ASIC/LP							
ASIC/LP ½ Pitch (nm)	150	130	107	90	80	70	65
ASIC/LP gate in resist (nm)	130	107	90	75	65	53	45
ASIC/LP gate length after etch (nm)	90	80	65	53	45	37	32
Contact in resist (nm)	165	140	122	100	90	80	75
Contact after etch (nm)	150	130	107	90	80	70	65
CD control (3 sigma) (nm)	7.3	6.5	5.3	4.3	3.7	3	2.6
Chip size (mm²)							
DRAM, introduction	390	308	364	287	454	359	568
DRAM, production	127	100	118	93	147	116	183
MPU, high volume at introduction	280	280	280	280	280	280	280
MPU, high volume at production	140	140	140	140	140	140	140
MPU, high performance	310	310	310	310	310	310	310
ASIC	800	800	572	572	572	572	572
Minimum field area	800	800	572	572	572	572	572
Wafer size (diameter, mm)	300	300	300	300	300	300	300

-Manufacturable Solutions Exist, and Are Being Optimized Yellow-Manufacturable Solutions are Known Red-Manufacturable Solutions are NOT Known



Lecture 1: Introduction & IC Yield

EE290H F03

Spanos & Poolla

9

The main metric is "Efficiency"





Where will the Extra Productivity Come from?

EE290H F03





Yield Definitions

- Yield is simply the percentage of "good" product in a production batch.
- Yield has several components, each requiring a distinct set of tools to understand and improve.
- We will talk about the three main components:
 - Functional (defect driven)
 - Parametric (performance driven)
 - Production efficiency / equipment utilization

Lecture 1: Introduction & IC Yield

EE290H F03

13

Spanos & Poolla

The Yield Problem

- Improving Yield quickly used to be a key competitive issue for all IC manufacturers.
- As the cost of installed equipment increases, one wants to amortize this cost over many ICs.
 - Even on 24hour operation, equipment utilization is low.
 - Limited yield is responsible for about 50% of equipment utilization loss.
 - Yield fluctuations cause terrible planning problems.
 - The problem is aggravated by frequent equipment, technology and design changes.
- One can say that Yield is limited by Variability

Routine vs. Assignable Variability

- <u>Routine Variability</u> is the result of a process that is under "Statistical Control":, i.e. follows some predetermined statistical distributions.
- <u>Assignable Variability</u> is the result of inadvertent "one of a kind" occurrences.

Lecture 1: Introduction & IC Yield

EE290H F03

15

Spanos & Poolla

IC production suffers from routine and assignable variability

- Human errors, equipment failures
 - Processing instabilities
 - Material non-uniformities
 - Substrate non-homogeneities
 - Lithography spots
 - ...
- Planning and scheduling issues that limit equipment utilization

Process Variability Causes Deformations

• Geometrical

- ° Lateral
- ° Vertical

- <u>Electrical</u>
 - ° Global
 - ° Local
- ° Spot defects

Deformations have *deterministic* and *random* components, are *global* and/or *local*, can be *independent* or can *interact*.

Lecture 1: Introduction & IC Yield

EE290H F03

<image>

Atlas of IC Technologies - An Introduction to VLSI Processes, W. Maly, The Benjamin/Cummins Publishing Company, Inc, 1987





EE290H F03

Spanos & Poolla

Mask Misalignment



Lecture 1: Introduction & IC Yield

Deformations cause Faults

- Structural faults
- Performance faults
 - ° Soft performance faults
 - ° Hard performance faults

Faults have an impact on Yield.



Lecture 1: Introduction & IC Yield

21



EE290H F03

EE290H F03

Spanos & Poolla



EE290H F03

23

Spanos & Poolla

Yield sensitivity of CMOS Gate Array

Yield		Structu	ral Fail.	Performance Failure				
			Geom	Electrical				
		Local	Global	Local	Global	Local	Global	
Wafer	Ma		Align & registration		Align & registration		Contamination	
Probe	anufa				Interconnect delays			
Final	actur							
Process ing	ing				Align & registration		Element parameter variation	
Parame tric	Des				Align & registration		Element parameter variation	
Functio nal	sign	Spot Defects						

Yield		Structu	ral Fail.	Performance Failure				
			Geom	Electrical				
		Local	Global	Local	Global	Local	Global	
Wafer	Ma		Wafer Deform		Etching		Contamination	
Probe	anufa	Spot Defects			Interconnect delays			
Final	actur	Spot Defects			Interconnect delays			
Process ing	ing.		Align & registration		Align & registration		Element parameter variation	
Parame tric	Des		Align & registration		Align & registration		Element parameter variation	
Functio nal	sign	Spot Defects						

Yield Sensitivity of Large DRAM

Lecture 1: Introduction & IC Yield

EE290H F03

Spanos & Poolla

25

Yield Sensitivity of Bipolar Op Amp

Yield		Structu	ral Fail.	Performance Failure				
			Geom	Electrical				
		Local	Global	Local	Global	Local	Global	
Wafer	Ma						DIP Effect	
Probe	anufa	Spikes, pipes, etc.		Align & registration		Spikes, pipes, etc.	Bar tr. parameters	
Final	actur							
Process ing	ing.	Spikes, pipes, etc		Align & registration		Spikes, pipes, etc	Bar tr. parameters	
Parame tric	Des						Element parameter variation	
Functio nal	sign	Spikes, pipes, etc		Align & registration		Spikes, pipes, etc		

Lecture 1: Introduction & IC Yield

What limits Functional Yield?

- Gross Misalignments
- Particles
- Mask Defects
- In general, the above are considered random events, and their assumed distribution plays a profound role in decisions having to do with:
 - Metrology (how often and what we measure)
 - Modeling (how one can predict the occurrence of these events)
 - Simulation (calculating how a specific IC layout will do)
 - Design rules/styles to "immunize" the IC to defects

Lecture 1: Introduction & IC Yield

EE290H F03

27

Spanos & Poolla

Particles vs. Defects

- Particles come from outside the device structure
- Defects are created within the device structure

Aluminum spiking

Interconnect patterning

etc.



Lecture 1: Introduction & IC Yield

EE290H F03

Where do particles come from?

- People
- Material Handling
- Processing chambers



29

Spanos & Poolla

31

Spanos & Poolla





Lecture 1: Introduction & IC Yield

Wafer scanning for particles

- · Catastrophic failures are the result of "defects".
- Not all defects are visible.
- · Often, defects are caused by visible particles.
 - A great deal of effort is spent in testing process steps for particle generation.
- Equipment is used to scan patterned or un-patterned (blanket) wafers.
- Today's sensitivity can be set to detect particles well under half a micron (typically as low as 0.1µm) on patterned wafers.
- Testing is expensive and time consuming.

In Line Particle Detection by Wafer Scanning

Inspection systems sell at about 700M/year, and the best can do 40nm detection, at about 150 wafers/hour.

Bright field systems take and analyze images (slow!)

Dark field systems detect scattered light (fast!)



EE290H F03

Spanos & Poolla

33

Counting particles

Scanning a "blanket" monitor wafer.

Diffracted light detects position and approximate size of particle.

"Wafer Maps" with particle locations are then loaded to Optical or SEM imaging tools for further analysis.



Lithography can print 10¹⁰ - 10¹¹ resolution elements per sec.

The fastest systems can inspect 6x10⁸ pixels per sec.

EE290H F03

Spanos & Poolla



35

EE290H F03

Spanos & Poolla

The issue of measurement planning

- Typical "suspect" processes include plasma etching, RTP, CVD, PVD, PECVD, etc.
- There are dozens of such steps in a process, so there is great demand for particle scanning.
- State of the art scanners need several minutes per wafer.
 - One has to decide on a rational subset of wafers to scan.

The Resource Allocation Problem

Since wafer scanning is expensive, we must create an "optimum" plan for testing a meaningful allocation.

Plans can be *adaptive*, so that dirty wafers receive more scrutiny.

Lecture 1: Introduction & IC Yield

EE290H F03

37

Spanos & Poolla

Acceptance Sampling

How many wafers do we sample per lot? How many points we measure per wafer?



Acceptance sampling is not a substitute for process control or good DFM practices.

Acceptance sampling is a general collection of methods designed to inspect the finished product.



EE290H F03

Spanos & Poolla

The Problem with Wafer Maps

Wafer maps contain information that is very difficult to enumerate



A simple particle count cannot convey what is happening.

Typical Spatial Distributions



Lecture 1: Introduction & IC Yield

41



The Development and Use of In-line Yield Estimates in Semiconductor Manufacturing, Ph.D. Dissertation, S. P. Cunningham, IEOR, UC Berkeley, 1995 Lecture 1: Introduction & IC Yield

Spatial Wafer Scan Statistics for SPC applications

- Particle Count
- Particle Count by Size (histogram)
- Particle Density
- Particle Density variation by sub area (clustering)
- Cluster Count
- Cluster Classification
- Background Count

Whatever we use (and we might have to use more than one), must follow a known, usable distribution.

Lecture 1: Introduction & IC Yield

EE290H F03

Spanos & Poolla

43

In Situ Particle Monitoring Technology

Laser light scattering system for detecting particles in exhaust flow. Sensor placed down stream from valves to prevent corrosion.



Assumed to measure the particle concentration in vacuum



Lecture 1: Introduction & IC Yield

45

EE290H F03





EE290H F03

Drawing inferences from electrical test patterns

- Often one resorts to much faster (but less accurate) testing of electrical structures designed for particle detection.
- These can only be used on conductive layers, at the end of a process.
- Can detect shorts, opens in one layer, or shorts between layers.
- One must make assumptions about defect size and density in interpreting these results.

Lecture 1: Introduction & IC Yield

EE290H F03

Spanos & Poolla

47

Electrically testable defect structure -Short/Open detection



Spanos & Poolla



Probability of Failure

EE290H F03

Spanos & Poolla

49

Electrically testable defect structures - defect size detection



D

1.4

1.4

Test Structure Performance

LINE WIDTHS AND SPACINGS OF TEST PATTERN 1 Line Pairs С А В Line width. w (µm) 0.5 0.7 1.0 Line writin, $u (\mu n)$ Line spacing, $s (\mu m)$ Number of parallel lines, NAverage line length, $L (\mu m)$ 0.5 0.7 1.0252 261 261 246 880 1243 1726 2371 Area occupied by one half pair (10⁻³ cm²)



Fig. 6. Size distribution of defects that caused electrical shorts in parallel line pattern 1. Histogram shows microscopic observations. Black squares are calculated from model for defect-induced shorts.

Lecture 1: Introduction & IC Yield

EE290H F03

Other Types of defect structures

Contact chains

Fallon Ladders

Charging structures

etc.

51

EE290H F03

Use of in-line yield metrology

- Wafer screening
- Machine maintenance
- Yield learning
- Modeling (next time!)
- Design fault tolerant circuits

Lecture 1: Introduction & IC Yield

EE290H F03

Spanos & Poolla

53

Functional Yield Modeling

Early Yield Models Murhpy's Modified Poisson Negative Binomial Component Models

Early Yield Models

$$Y = (1 - \frac{S}{100})^{N}$$
 Used for discrete components by
Wallmark, 1960.
(S is failures in batch of 100)

$$Y = e^{-NA_GD}$$
 Introduced by Hofstein and Heiman in 1963. Depends on gate area A_G.

Lecture 1: Introduction & IC Yield

55



Lecture 1: Introduction & IC Yield

Poisson and Murphy's Yield Models



Lecture 1: Introduction & IC Yield

57



Lecture 1: Introduction & IC Yield

Modified Poisson Model

$$Y_{est}(A) = e^{-\lambda(A)} = e^{-\lambda(A_0)(A/A_0)}$$
 From basic yield model.

But basic yield model is too pessimistic, mainly because of defect clustering. So, the basic model can be modified:

$$Y_{est} (A) = e^{-\lambda (A_o) (A/A_o)^{1-b}} = Y_{meas} (A_o)^{(A/A_o)^{1-b}}$$

$$D_{est} (A) = D_{inf} (A_o) (A/A_o)^{1-b}$$

 $D_{inf} (A_o) = - [InY_{meas} (A_o)]/A_o$

Lecture 1: Introduction & IC Yield

59



Negative Binomial

If f(D) follows a Gamma distribution, then:

$$Y = \left[1 + \frac{AD}{\alpha}\right]^{-\alpha} \qquad (\alpha \sim 0.3 - 3)$$

And if clustering becomes an issue, then:

$$Y = Y_0 \left[1 + \frac{AD}{\alpha} \right]^{-\alpha}$$

where Yo is the "gross cluster yield".

Lecture 1: Introduction & IC Yield

EE290H F03



61

Spanos & Poolla

62

Component Yield Models

It is understood that as ICs are being processed in steps, yield losses also occur at *each layer*.

One can further assume that defect types are independent of each other.

$$Y = \prod_{i=1}^{M} \left[1 + \frac{A_i D_i}{\alpha_i} \right]^{-\alpha_i}$$

Or, to simplify model fitting, an approximation is made:

$$\mathbf{Y} = \left(\mathbf{1} + \frac{\left(\sum_{i=1}^{M} A_i \mathbf{D}_i\right)}{\alpha_t} \right)^{-\alpha_t}$$

Lecture 1: Introduction & IC Yield

EE290H F03

Fitting Yield Models by Layer

PAD

Each layer (or defect type) is measured by a defect monitor made for that layer.



What is the "critical area"?

PAD

Yield simulation based on Critical Area

- Yield "Modeling" refers to aggregate models for a given technology and design rules (λ).
- The objective of yield "Simulation" is to predict the functional yield of a given, specific layout fabricated in a known line.
 - Need to know defect size and spatial distributions.
 - Must take into account the specific masks, one layer at a time.

Lecture 1: Introduction & IC Yield

65



What do we need to know about particles

- Spatial distribution
- Size distribution
- · Interaction of above with layout of circuit

Lecture 1: Introduction & IC Yield

EE290H F03



67



Lecture 1: Introduction & IC Yield

69



Spanos & Poolla

How do Defects Propagate in Process?





Defect impact simulation

71



Design Rules (cont)

Lamda (λ) based design rules allow:

- The effective summary of process behavior for the benefit of the designer.
- That standardization of layout design.
- The automation of scaling, design checking, etc.
- The simplification of design transitions from one technology to the next.
- The effective "modularization" of IC design.

Lecture 1: Introduction & IC Yield

EE290H F03

Spanos & Poolla

73

Redundancy and other DFM techniques

	Digital	Analog
Functional	Design rules Fault tolerance	Design rules
Parametric	Worst Case design	Statistical Design

Defect Tolerant Digital Designs



EE290H F03

Spanos & Poolla

Defect Tolerance Implementation Requirements

- No or very limited impact on performance visible to the user.
- No additional manufacturing steps.
- Defective redundant elements replaceable by other redundant elements.

EE290H F03

R

Stitching

ē



6



Fig. 2. Typical failure modes, caused by a single defect.

Lecture 1: Introduction & IC Yield

EE290H F03

Redundancy in Memory ICs

Defective row / column replacement



Spanos & Poolla

77

The problem with fuse links

- Electrical fuses are not very reliable.
- Laser trimming is expensive.
- Best techniques involve non-volatile memory programming.

Lecture 1: Introduction & IC Yield	79
EE290H F03	Spanos & Poolla
Error Correctin	ng Code Example
Data Bits	Parity Bits
0	63 0 6
Parity allows correction of 16	S kilobit failures out of 1 megabit.
i	• • i+1

Consecutive bits in a word are stored at least 15 cells apart

••

Associative Approach

Sometimes, instead of replacing single rows or columns, one has to replace larger blocks destroyed due to wide fault clusters.

In this scheme the address of the block to be replaced is stored in a permanent memory.

Access time increase 2%. Power increase 0.6%, substantial area increase (27% for 1Mbit).



Lecture 1: Introduction & IC Yield

EE290H F03

Spanos & Poolla

81

Partially Good Chips

A 1Mbit chip can be sold as a usable 0.5 Mbit, or even a usable 0.25Mbit chip.







EE290H F03

Spanos & Poolla

83

Yield Model for Fault Tolerant Circuits.

For non-fault tolerant designs:

$$Y = Y_0 (1 + D/\alpha)^{-\alpha}$$

For fault tolerant chips that have N modules with R spares:

$$Y = Y_o \sum_{M=N-R}^{N} \alpha_{M,N}$$

 $\alpha_{M,N}$ = *Prob* {Exactly M out of the N modules are fault-free}

$$\alpha_{M,N} = \sum_{k=0}^{N-M} (-1)^k \left(\frac{N-M}{k} \right) \left(\frac{N}{M} \right) \left(1 + \frac{(M+k)D}{\alpha} \right)^{-\alpha}$$

Problem: what is the clustering parameter α of the module? Lecture 1: Introduction & IC Yield

84



Effective Yield vs. Amount of Redundancy



EE290H F03

Spanos & Poolla

85

Competitive Semiconductor Manufacturing Study

The Berkeley CSM survey is a comprehensive "field" study analyzing the elements of manufacturing competitiveness:

Technology, Integration, Automation, Process Control, Personnel Organization, Planning & Scheduling, Costing & Accounting.

The focus is on "front end" production, digital ICs.

35 fabs around the world were targeted for 3-day visits by a multidisciplinary team of researchers.

Information is shown for 16 fabs.





Lecture 1: Introduction & IC Yield

87



Lecture 1: Introduction & IC Yield



1994

1995

Memory Defect Density, 0.45-0.6µm

Lecture 1: Introduction & IC Yield

1992

1993

EE290H F03

Spanos & Poolla

1996

89

Logic Defect Density, 0.7-0.9µm CMOS



Lecture 1: Introduction & IC Yield



Logic Defect Density 1.0-1.25µm CMOS

Lecture 1: Introduction & IC Yield



• The Yield of each new process-product combination follows a trajectory called the yield learning curve.

• Time to yield for a new product can have huge implications.

• Also, field reliability is often related to yield.

• 1 Quarter sooner => 1 billion more sales over a 10 quarter lifetime.

A Comprehensive Model from the Field Study

When all the factors were examined, an empirical model that predicted yield contained the following factors:

$$W = \log \left[\frac{Y}{1 - Y} \right] =$$

.38 - (.96)(dieSize) + (.37)log(ProcessAge) - (.28)(PhotoLink)

Lecture 1: Introduction & IC Yield

EE290H F03







EE290H F03

Spanos & Poolla

What Drives Yield Learning Speed?

For each factory, this model was used to calibrate learning speed by the α_{2i} coefficient.

$$W_{j} = \alpha_{0j} + \alpha_{1j}$$
 (dieSize) + α_{2j} log(ProcessAge)

Due to the small sample size, analysis was done with the help of contingency tables.

Lecture 1: Introduction & IC Yield

What Drives Yield Learning Speed? (cont)

RATING	SPC AUTOM	SPC AUTOMATION		EXTENT OF SPC		RATING	PAPERLES	S FAB	RECI	PE DOW	NLOAD
	Yes	No	High	Med	Low		Yes	No	Full	Semi	Manua
High	2	0	0	2	0	High	0	2	0	2	0
Med	5	0	2	3	0	Med	3	2	2	2	1
Low	2	3	1	1	3	Low	1	4	1	0	4

RATING	YIELD I	MODEL	YIELD GR(RATING	FAB REGION			
	Home	Away	Yes		U. S.	Asia	Europe	
High	1	1	2	High	2	0	0	
Med	1	4	3	Med	2	2	1	
Low	2	3	3	Low	3	2	0	

Lecture 1: Introduction & IC Yield

EE290H F03

Spanos & Poolla

97

In Summary

Yield modeling, measurement and control is vital in semiconductor manufacturing.

"Process Control" has interesting technical, as well as cultural aspects.

Yield learning is driven by competition and made even because of an ever improving equipment base.

Future advances will further decrease cycle time, increase wafer and die yield, and give more uniform performances for current geometries.

It will be a serious challenge to bring these improvements to the factory of 2010 with $0.03\mu m$ geometries and >>12 inch wafers.

Next frontier for yield improvement: <u>Parametric Considerations</u> and <u>Equipment Utilization</u>!