


Next Time on Parametric Yield

- Current and Advanced DFM techniques
 - Worst Case Files
 - The role of process simulation (TCAD)
 - Complete Process Characterization
 - Statistical Design
- The economics of DFM

What Drives “Worst Case” Analysis?

- Basically, optimize an inverter design...
- ... then, since most designs are just combinations of inverter-like gates...
- ...it follows that the entire design would be OK even at the extreme points of process variation!




Process domain:
 V_{t_n} , ΔL_n , ΔW_n , k_{p_n} ,
 V_{t_p} , ΔL_p , ΔW_p , k_{p_p}
 T_{ox} , T , V_{dd}
 Performance domain:
 τ , P
 Yield Body:
 $P < x \mu W$, $t < y \text{ nsec}$.

Simple Digital Worst Case


I_{dsat} sets power and speed in digital logic, so the extremes of I_{dsn} and I_{dsp} set the “performance” spread.

- Method
 - Identify typical, fast and slow N, P.
 - Extract the respective process parameters.
 - Name the cases TT, SS, FF, SF, FS, respectively.
 - Make sure performance meets specs at extremes.

Parametric Transistor Measurements



Simple Digital Worst Case (cont)



- Problems
 - It implies that the yield body is convex.
 - The Box might be unnecessarily big (over-design).
 - Idsat extremes do not always map to performance extremes.
 - Local variability is ignored (under-design).

Table Driven Digital Worst Case


- N and P device behavior is highly correlated!

Process	Ids(n)	Ids(p)	Related?
Cox			Yes
DW			Yes
DL			Yes
LatDiff			no
msurface			no

Method

- Use table to relate process variability to Idsat deviations.
- Identify extremes through measurements.
- Extract the process parameters for each.
- Call them TT, SS, FF, SF, FS, respectively.
- Make sure performance goals are met by all.

Table Driven Worst Case (cont.)




- Problems
 - It still implies that the Yield Body is convex.
 - I_{dsat} extremes do not always map to the actual performance spread.
 - Local variability is ignored (under-design).

Working with “Complete” Parameter Sets

- Do not just focus on I_{dsat}
- Assume that all process parameters are varying. Independence cannot be assumed - use Principal Component Analysis (PCA) to transform the Problem.
- Method
 - Extract process parameters from a population of devices.
 - Find the correlation matrix of the process parameters.
 - Apply PCA to transform to an independent parameter space.
 - Use Constrained optimization to find the performance extremes (space is nicely convex).

Complete Parameter Sets (cont.)



Lecture 3: Parametric Yield Closeout

9


- Problems
 - Multiple extractions of correlated parameters.
 - Performances analyzed at device - not circuit level.
 - Local variability is ignored.

Working with “Reduced” Parameter Sets

- Assume that only few process parameters (V_{fb} , T_{ox} , L , W) and operational parameters (V_{dd} , T) are varying independently. (No PCA necessary!)
- Use circuit simulation to define extremes.
- Method
 - Develop special “statistical” device model.
 - Perform $n+1$ circuit simulations at extremes.
 - Establish linear approximation of yield body.
 - Integrate Yield numerically.
 - (Find Yield gradient, optimize yield)
 - (Non-linear modeling and complex experimental designs also possible)

10

Reduced Parameter Sets (cont.)




- Problems
 - Special device modeling considerations.
 - Linear approximations good for high yield only.
 - Local variability is ignored (no analog designs!)


Modern Worst Case Files...

- We now fully realize that the device level worst case files are just an intermediate abstraction to capture the process variability.
- We also know that process parameters are highly correlated.
- So, state-of-the art techniques attempt to approximate the “ellipse” that typically describes the distribution of device parameters.


Modern Worst Case files



Carefully designed arrays of simulations can reproduce statistics of process




Time out! What do all these Techniques need?




- Accurate process characterization!
- Deep understanding of how variability propagates from one level of abstraction to the next!

An Example of Using TCAD in Process Characterization




Accurate Statistical Process Variation Analysis for 0.25- μ m CMOS with Advanced TCAD Methodology, Hisako Sato, Hisaaki Kunitomo, Katsumi Tsuneno, Kazutaka Mori, and Hiroo Masuda, *Senior Member, IEEE, IEE TSM, Vol 11, No 4, November 1998*

The basic *Macromodeling* Idea




1. "tune" process/device simulator for good agreement with process.
2. Run the tuned simulator over a "designed" experiment.

3. Fit polynomial (*macromodel*) to simulator results.
4. Replace costly simulator with inexpensive (but rather "local") macromodel.



Good Statistical Match Can be Achieved...




How about Statistical Process Simulation?

- Low level, physical process parameters can be used as *statistically independent disturbances*.
- Method
 - Identify process disturbances.
 - Infer multi-level statistics of process disturbances.
 - Use fast process and device simulation to generate device parameters.
 - Global *and* local variations can be represented.

Statistical Process Simulation


- Compact Process / Device Models.
 - Typically 1-D or compact 2-D models.
- The concept of process disturbances.
 - Low level process parameters that are, almost by definition, independent from each other.

The Role of Statistical Process Simulation




Problems


- Process Characterization is difficult
- Modeling accuracy is an issue
- Monte Carlo simulation is still expensive



Possible to Model *Statistics* of Device Performance




For complex Analog Circuits...



- “Matching” matters.
- It is impossible to consider matching of individual devices
- It is practical to “group” devices, and consider matching across groups.

Why do we *really* loose Yield?

- Catastrophic defects due to contamination.
- “One time” departures from Statistical Control.




Problems with earlier Techniques

- Earlier Techniques assume:
 - The entire fab line is “under SPC”.
 - Critical steps can be “characterized” via measurements.
- *VLSI Technologies, however, are often too short-lived and too complex to achieve SPC status!*

A Binning Prediction Problem


Create a model that relates yield to easy-to-measure, in-line and electrical parameters.

Base model on process physics - so that it is valid even when the process is out of SPC.



The Binning Prediction (cont.)


- Use this model in conjunction with measurements to predict functional yield (speed binning) early on.
- This will give early feedback about the line and the product in it.
- Some of the costly performance testing might be avoided.



The Generic Process Model

Mean and Std. Dev. (σ) for NMOS Process Parameters


Parameter	Mean	Global σ	Local σ	Units
ΔL	0.30	0.10	0.025	microns
ΔW	0.15	0.05	0.0	microns
T_{ox}	35.0	1.5	0.38	nm
N_{subs}	5.5×10^{15}	1.67×10^{15}	0.42×10^{15}	cm^{-3}



NMOS/PMOS Global Parameter Correlations


Parameters	N- ΔL	N- ΔW	N- T_{ox}	N- N_{subs}
P- ΔL	0.75	0.0	0.0	0.0
P- ΔW	0.0	1.0	0.0	0.0
P- T_{ox}	0.0	0.0	1.0	0.0
P- N_{subs}	0.0	0.0	0.0	1.0

The Specific IC Product Model




Simulated Statistical Distribution of Performances

Energy vs. Read 0 Access time



Read 0 vs. Read 1 Access Time



Yield Body Representation

- Using a linear model, each side of the yield body is a hyperplane of the form:


$$Performance = A_0 + A_1(N_{ld}) + A_2(N_{tox}) + \dots$$

- The adequacy of the model can be examined by plotting the distance of good and bad parts from the hyperplanes:


$$d_p = AX_p$$

- Projecting constraints into two dimensional planes gives insight into how to improve the model.

Linear Approximation of the Yield Body



Detail of one Constraint




Test Patterns

- We need to characterize both interconnect and active areas of the chip. Test patterns include:
 - Transistor arrays (three sizes of each type).
 - Capacitors for three typical oxide thicknesses.
 - Polysilicon structures for word line resistance.


In-Line and Electrical Measurements

- In order to use this model as a yield predictor, we have to “feed” to it easy to collect measurements.
- Standard test patterns are in use to collect T_{ox} , V_t , k_p , ΔL , ΔW , doping levels, poly resistivities.

Overall Binning Prediction Methodology



Histogram of Distance from Constraint $T_{acc} < 50$ ns




Issues in IC Manufacturability

- Importance and Causes of Yield Loss
- A Formulation of the DFM Problem
- Circuit Design for Manufacturability
- Yield Modeling Methods
- CIM and DFM





Projected Parametric Variation in Future Nodes

Technology	180nm		130nm		100nm		70nm	
	NMOS	PMOS	NMOS	PMOS	NMOS	PMOS	NMOS	PMOS
L_{eff} (nm)	100 \pm 16.7%	100 \pm 16.7%	65 \pm 16.7%	65 \pm 16.7%	45 \pm 16.7%	45 \pm 16.7%	28 \pm 16.7%	28 \pm 16.7%
T_{ox} (Å)	22 \pm 4%	22 \pm 4%	16 \pm 4%	16 \pm 4%	13 \pm 4%	13 \pm 4%	10 \pm 4%	10 \pm 4%
R_{dsw} (Ω - μ m)	250 \pm 10%	450 \pm 10%	200 \pm 10%	400 \pm 10%	180 \pm 10%	300 \pm 10%	150 \pm 10%	280 \pm 10%
X_c (nm)		30		24		20		13
V_{th} (V)	0.214 \pm 30%	-0.327 \pm 30%	0.232 \pm 30%	-0.273 \pm 30%	0.217 \pm 30%	-0.253 \pm 30%	0.169 \pm 30%	-0.218 \pm 30%
Interconnect	Local	Global	Local	Global	Local	Global	Local	Global
E		3.5 \pm 3%		3.2 \pm 3%		2.8 \pm 3%		2.2 \pm 3%
w(nm)	250 \pm 20%	525 \pm 20%	175 \pm 20%	335 \pm 20%	133 \pm 20%	237 \pm 20%	85 \pm 20%	160 \pm 20%
s(nm)	250 \pm 20%	525 \pm 20%	175 \pm 20%	335 \pm 20%	133 \pm 20%	237 \pm 20%	85 \pm 20%	160 \pm 20%
t(nm)	500 \pm 10%	1050 \pm 10%	280 \pm 10%	670 \pm 10%	197 \pm 10%	498 \pm 10%	145 \pm 10%	335 \pm 15%
h(nm)	500 \pm 15%	1050 \pm 15%	280 \pm 15%	670 \pm 15%	197 \pm 15%	498 \pm 15%	145 \pm 15%	335 \pm 15%
ρ (Ω -m)		2.2e-8 \pm 30%		2.2e-8 \pm 30%		2.2e-8 \pm 30%		2.2e-8 \pm 30%
R_{via} (Ω)		23 \pm 20%		25 \pm 20%		27 \pm 20%		29 \pm 30%
Length(μ m)	62.5	5000	55.56	3333	50	2500	45.45	2000
Wn(μ m)	1.26	15	1.01	9.75	0.76	6.75	0.68	4.2
Dynamic								
V_{dd} (V)		1.8 \pm 10%		1.2 \pm 10%		1.0 \pm 10%		0.9 \pm 10%
Tr(ps)		180		125		110		87
Temp($^{\circ}$ C)		25		25		25		25





Projected Parametric Variation in Future Nodes Test Circuits used to facilitate Analysis







Projected Parametric Variation in Future Nodes




Projected Parametric Variation in Future Nodes



Projected Parametric Variation in Future Nodes



Let's Summarize...



Lecture 3: Parametric Yield Closeout

43

IC production suffers from routine and assignable *variability*.


- Human errors, equipment failures
- Processing instabilities
- Material non-uniformities
- Substrate inhomogeneities
- Lithography spots

Variability causes deformations


- Geometrical
 - Lateral
 - Vertical
 - Spot defects
- Electrical
 - Global
 - Local

Deformations have *deterministic* and *random* components, are *global* and/or *local*, can be *independent* or can *interact*.

Performance vs Yield




How does reduced variability help?



Tighter lot CD distribution allowed target shift to shorter L_{eff} without yield hit

Speed Bin	% Pre-ACDC	% Post-ACDC
1	1.6	0.0
2	8.8	0.0
3	39.6	3.1
4	44.2	91.1
5	5.8	5.8
Mean ASP:	\$ \$	\$ \$



\$ 2M / wk / 1K starts

600k APC investment, recovered in two days...

Design Yield Prediction

First we define functional (timing and other functionality constraints) and parametric (speed, power etc.) measures:

$$Q_F = \{q_1^F, q_2^F, \dots, q_{n_F}^F\}^T$$

$$Q_P = \{q_1^P, q_2^P, \dots, q_{n_P}^P\}^T$$

Then we define the space that contains both types of measures:

$$S_Q = S_Q^F \times S_Q^P$$

The set of acceptable IC performances is given as:

$$A_Q = \{Q \in S_Q \mid \text{each } q_j \text{ acceptable } \forall j=1,2,\dots, n_Q\}$$

$$n_Q = n_F + n_P$$

Design Yield Prediction (cont.)

All performances are determined from the state variables of the process (geometric and electrical parameters after wafer fabrication):

$$A_W = \{X_W \in S_W \mid Q(X_W) \in A_Q\}$$

This is the acceptability region defined in the *state variable space*. The Yield is defined as:

$$Y = \int g(x_W) f_W(x_W) dx_W$$

$$f_W(x_W) \text{ is the jpdf of } X_W \text{ and } g(x_W) = \begin{cases} 1, & \forall x_W \in A_W \\ 0, & \text{otherwise} \end{cases}$$

$$Y = \int_{A_W} f_W(x_W) dx_W$$

Design Yield Prediction (cont.)

Let us now assume that X_w really depends on the parameter sets defined as C (Controls), L (Layout), and D (disturbances). Given fixed values for C and L , then:

$$Y = \int_{A_D(C^0, L^0)} f_D(\delta) d\delta$$

Let us further assume that C , L , D are *separable* (i.e. some affect performance and some functionality, but none affects both). Then:

$$Y'_{FUN} = \int_{A_D^F(C^0, L^0)} f_D'(\delta') d\delta'$$

and

$$Y'_{PAR} = \int_{A_D^P(C^0, L^0)} f_D''(\delta'') d\delta''$$

Manufacturing Yield vs. Design Yield

$$Y_M = \frac{N_F}{N} = \frac{N_W}{N} \frac{N_F}{N_W} \frac{N_P}{N_F} = Y_W Y_{PT} Y_{FT}$$

Because of test coverage limitations:

$$Y_M \geq Y$$

Because of imperfect separation:

$$Y \leq Y_{PAR}' \cdot Y_{FUN}'$$

Finally, since we do not probe the actual circuit, we have:

$$Y_{PRO} \approx Y_{PAR}$$

Yield and Production Cost

The objective is not to maximize yield but to minimize cost.

$$\text{Wafer Cost: } C_1 = (N - N_W)(C_P^* + C_W)$$

$$\text{Probe Cost: } C_2 = (N_W - N_P)(C_{PT} + C_P + C_W)$$

$$\text{Final Test Cost: } C_3 = N_P(C_{FT} + C_A + C_{PT} + C_P + C_W)$$

$$\text{Total Cost per chip sold: } C = C_1 + C_2 + C_3$$

$$\begin{aligned} \frac{C}{N_F} = & \frac{N_P}{N_F}(C_{FT} + C_A + C_{PT} + C_P + C_W) + \frac{N_W}{N_F}\left(1 - \frac{N_P}{N_W}\right)(C_{PT} + C_P + C_W) + \\ & \frac{N}{N_F}\left(1 - \frac{N_W}{N_F}\right)(C_P^* + C_W) \end{aligned}$$

Yield and Production Cost (cont)

Finally, total cost per chip sold:

$$\begin{aligned} \frac{C}{N_F} = & (C_{FT} + C_A + C_{PT} + C_P + C_W) + \frac{Y_P}{Y_M}(1 - Y_{FT})(C_{FT} + C_A + C_{PT} + C_P + C_W) + \\ & \frac{Y_W}{Y_M}(1 - Y_{PT})(C_{PT} + C_P + C_W) + \frac{1}{Y_M}(1 - Y_W)(C_P^* + C_W) \end{aligned}$$

This means that the yield maximization problem and the cost minimization problem are not equivalent!

In Conclusion


- Yield is good and Variability is bad.
 - metrology
 - statistical process control
 - run-to-run and real-time control
- Must manipulate process steps to accommodate circuits and designs.
 - modeling
 - design of experiments
- Must keep cost of manufacturing low.
 - Automation of product flow
 - Automation of information management

Calculating IC Cost vs Defect Density

An example...

The 1997 Roadmap (see transistor cost)

Year	1997	1999	2001	2003	2006	2009	2012
Feature nm	250	180	150	130	100	70	50
Area mm ²	300	340	385	430	520	620	750
Density cm ⁻²	3.7M	6.2M	10M	18M	39M	84M	180M
Cost mc/tr	3000	1735	1000	580	255	110	50
technology	248	248	193?	157?	14	14	14
wafer size	200	300	300	300	300	450	450



Lecture 3: Parametric Yield Closeout

55

Negative Binomial (a widely accepted yield model)

If $f(D)$ follows a Gamma distribution, then:


$$Y = \left[1 + \frac{A D}{\alpha} \right]^{-\alpha} \quad (\alpha \sim 0.3 - 3)$$

And if clustering becomes an issue, then:


$$Y = Y_0 \left[1 + \frac{A D}{\alpha} \right]^{-\alpha}$$

where Y_0 is the "gross cluster yield".


Typical Defect Size Distribution




Line Yield, Memory




Line Yield, CMOS Logic




Memory Defect Density, 0.45-0.6μm



Logic Defect Density, 0.7-0.9 μm CMOS



Logic Defect Density, 0.7-0.9 μm CMOS



Bringing the Puzzle Pieces together...

Year	D	CD	Area	GD/W	Killer Def	Wafer Size	Density	Yield	Cent/Die	10 ⁴ -6c/Tr
1997	0.000600	0.250	300.000	88.096	0.000600	200.000	3.700	0.842	11351	3068
1999	0.000500	0.180	340.000	137.856	0.001340	300.000	6.200	0.663	10881	1755
2001	0.000140	0.150	385.000	145.052	0.000648	300.000	10.000	0.790	10341	1034
2003	0.000050	0.130	430.000	141.792	0.000356	300.000	18.000	0.863	10579	588
2006	0.000002	0.100	520.000	133.684	0.000031	300.000	39.000	0.984	11220	288
2009	0.000004	0.070	620.000	229.707	0.000182	450.000	84.000	0.896	9795	117
2012	0.000001	0.050	750.000	193.394	0.000125	450.000	180.000	0.912	11634	65



Note how clean we must be!
 Note trade-offs between wafer size and defects!
 20x improvement will not be easy...

Fall 2003 EE290H Tentative Weekly Schedule

1. Functional Yield of ICs and DFM. 2. Parametric Yield of ICs. 3. Yield Learning and Equipment Utilization.	IC Yield & Performance
4. Statistical Estimation and Hypothesis Testing. ← 5. Analysis of Variance. 6. Two-level factorials and Fractional factorial Experiments.	Process Modeling
7. System Identification. 8. Parameter Estimation. 9. Statistical Process Control. <i>Distribution of projects. (week 9)</i> 10. Run-to-run control. 11. Real-time control. <i>Quiz on Yield, Modeling and Control (week 12)</i>	Process Control
12. Off-line metrology - CD-SEM, Ellipsometry, Scatterometry 13. In-situ metrology - temperature, reflectometry, spectroscopy	Metrology
14. The Computer-Integrated Manufacturing Infrastructure	Manufacturing Enterprise
15. Presentations of project results.	