


**Homework Assignment #12**

Due at 11:00 AM in 240 Cory on Monday, 12/5/03

\* Be sure to put your Discussion Section number on your paper; otherwise 5 pts will be deducted from your score!

**Problem 1: Interconnect Delay**


Consider the cascaded CMOS inverters below:



We are interested in the propagation delay of Inverter A (between  $V_{in}$  and  $V_{out}$ ). The equivalent on-resistance  $R_{dr}$  of the NMOSFET or PMOSFET in Inverter A is  $10\text{ k}\Omega$ . The intrinsic capacitance  $C_{intrinsic}$  (due to the drain pn-junction capacitances and gate-overlap capacitances for Inverter A) is  $3\text{ fF}$ ; the fanout capacitance  $C_{fanout}$  (input capacitance of Inverter B, *i.e.* the MOSFET gate capacitances for Inverter B) is  $3\text{ fF}$ .

Suppose the oxide ( $\text{SiO}_2$ , with dielectric permittivity  $\epsilon_{\text{SiO}_2} = 3.45 \times 10^{-13}\text{ F/cm}$ ) between the aluminum (resistivity =  $2.7\text{ }\mu\Omega\text{-cm}$ ) metal layer and the silicon substrate is  $1\text{ }\mu\text{m}$  thick (*i.e.*  $t_{di} = 1\text{ }\mu\text{m}$ ). If the aluminum interconnect thickness  $H$  is  $0.5\text{ }\mu\text{m}$  and its width  $W$  is  $1\text{ }\mu\text{m}$ , how long must it be in order for the interconnect delay ( $(0.69R_{dr} + 0.38R_{wire})C_{wire}$ ) to account for half of the propagation delay for Inverter A? (Use the equation on Slide 8 of Lecture 37 for the interconnect capacitance, and the last equation on Slide 2 of Lecture 38 for the propagation delay.)

**Problem 2: Coupling Capacitance**



The figure above shows Inverter A driving Inverter B. Wire #1, connecting the output of Inverter A to the input of Inverter B, is close to Wire #2. Let's examine how the capacitive coupling between Wire #1 and Wire #2 can affect the propagation delay for Inverter A. Assume that the CMOS technology and inverter design are the same as in Problem 1. Each of the aluminum wires is  $0.5\text{ }\mu\text{m}$  thick and  $2\text{ }\mu\text{m}$  wide, and they are spaced  $0.5\text{ }\mu\text{m}$  apart. **For this problem, you can assume the fringing-field capacitance of the wires is negligible.**

- a) Calculate the resistance of Wire #1 and verify that it is small compared to  $R_{dr}$  of Inverter A.
- b) A Stanford engineering student treats Wire #2 as a floating line. What RC time constant does s/he get? (Use the equation in Slide 9 of Lecture 38.)
- c) You decide to make a more conservative estimate of the delay by treating Wire #2 as a grounded line. What RC time constant do you get? (Use the equation in Slide 8 of Lecture 38.)