



## CMOS INVERTER


CMOS means Complementary MOS:  
NMOS and PMOS working together in a circuit



## CMOS INVERTER RESPONSE



## LAST TIME: SINGLE TRANSISTOR CIRCUIT



## ANALYSIS OF INVERTER CIRCUIT

Obtain:


- 1) the **two nonlinear**  $I_D$  vs.  $V_{DS}$  equations for the transistors:  
 $I_{D(N)}$  vs.  $V_{DS(N)}$  and  $I_{D(P)}$  vs.  $V_{DS(P)}$
- 2) A **linear** relationship between  $I_{D(N)}$  and  $I_{D(P)}$  (e.g., via KCL)
- 3) An **independent linear** relationship between  $V_{DS(N)}$  and  $V_{DS(P)}$  (e.g. via KVL)

Using the above, write:

$I_{D(P)}$  vs.  $V_{DS(P)}$  in terms of  $I_{D(N)}$  vs.  $V_{DS(N)}$  (or vice-versa)

Solve the two transistor equations simultaneously.

## ANALYSIS OF INVERTER CIRCUIT: UNLOADED



1) Transistor equations:

$$I_{D(N)} = f_N(V_{DS(N)})$$

$$I_{D(P)} = f_P(V_{DS(P)})$$

2)  $I_{D(P)} + I_{D(N)} = 0$

3)  $V_{DS(N)} - V_{DS(P)} = V_{DD}$

Rewrite 1) as


$$I_{D(N)} = -f_P(V_{DS(N)} - V_{DD})$$

Find simultaneous solution to:

$$I_{D(N)} = f_N(V_{DS(N)})$$

$$I_{D(N)} = -f_P(V_{DS(N)} - V_{DD})$$

## ANALYSIS OF INVERTER CIRCUIT: UNLOADED




Also note:

$$V_{GS(N)} = V_{IN}$$


$$V_{GS(P)} = V_{IN} - V_{DD}$$

$$V_{OUT} = V_{DS(N)}$$


## CMOS INVERTER: REGION A




## CMOS INVERTER: REGION B




## CMOS INVERTER: REGION C




## CMOS INVERTER: REGION D




## CMOS INVERTER: REGION E




## CMOS INVERTER RESPONSE: CURRENT FLOW



- No  $I_D$  current flow in Regions A and E if nothing attached to output; current flows only during logic transition
- If resistor or diode attached to output, current will flow through PMOS when input is low (output is high)
- If another inverter (or other CMOS logic) attached to output, transistor gate terminals of attached stage do not permit current: current flows only during logic transition



### EXAMPLE: RESISTIVE LOAD




Find the power absorbed by the resistor and the inverter.

Power absorbed by inverter:

$$P = I_{D(P)} V_{DS(P)} + I_{D(N)} V_{DS(N)}$$

Let  $W/L \mu C_{OX} = 1 \text{ mA}$ ,  
 $V_{TH(N)} = -V_{TH(P)} = 1 \text{ V}$ ,  
 $\lambda = 0$ .


1) Transistor equations:

**EXAMPLE: RESISTIVE LOAD**

2)  $I_{D(N)}$  and  $I_{D(P)}$  relationship:

3)  $V_{DS(N)}$  and  $V_{DS(P)}$  relationship:

4) Substitute into PMOS transistor equation:

**EXAMPLE: RESISTIVE LOAD**

5) Solutions:

$$V_{DS(P)} =$$

$$I_{D(P)} =$$

$$\text{Power absorbed by inverter: } I_{D(P)} V_{DS(P)} + I_{D(N)} V_{DS(N)} =$$

$$\text{Power absorbed by resistor: } R I^2 =$$