

**Final Exam**  
**May 18, 2004**  
**Time Allowed: 3 Hours**

Solutions

Name: \_\_\_\_\_, \_\_\_\_\_  
Last First

Student ID #: \_\_\_\_\_, Signature: \_\_\_\_\_

Discussion Section: \_\_\_\_\_

This is a closed-book exam, except for use of three 8.5 x 11 inch sheets of your notes. Show all your work to receive full or partial credit. Write your answers clearly in the spaces provided.

Denaris }  
 Jack }  
 Mervin }  
 Siddharth }  
 Arko }  
 Steve }  
 Jack }

Problem #:	Points:
1	/10
2	/10
3	/10
4	/15
5	/10
6	/10
7	/15
Total	/80

1. (10 points)




Figure 1

In the circuit of Figure 1, all voltage sources, current sources and resistors are known. Write a set of node equations sufficient to solve the circuit. You must use the labeled node potentials  $V_A$ ,  $V_B$ ,  $V_C$ ,  $V_D$  and  $V_E$ . Do not solve your equations.

$$\frac{V_A}{R_1} - G_m (V_D - V_E) + \frac{V_C - V_D}{R_2} = 0$$

$$V_A - V_C = -V_1 + V_2$$

$$\frac{V_D - V_C}{R_2} + \frac{V_D - V_E}{R_3} = I_1$$

$$\frac{V_E - V_D}{R_3} + \frac{V_E}{R_4} = 0$$

4 eq's in 4 unknowns  
 $\{V_A, V_C, V_D, V_E\}$

2. (10 points)




Figure 2

The op-amp in Figure 2 is ideal. Determine the Thevenin Equivalent Circuit with respect to the two terminals A and B.

(i)  $V_{oc}$  by superposition:

$V_{S1}$  only :  $e_+ = e_- = V_{S1}$

$$V_B = \frac{R_1}{R_1 + R_2} V_{S1} ; \quad V_A = \frac{R_1 + R_2 + R_3}{R_1 + R_2} V_{S1}$$

$$V_{oc} \Big|_{V_{S1}} = V_A - V_B = \frac{R_2 + R_3}{R_1 + R_2} V_{S1}$$

$V_{S2}$  only :  $e_+ = e_- = 0 \Rightarrow V_B = 0 ; \quad V_A = V_{S2}$

(ii) : Apply  $I_t$  with  $V_{S1} = V_{S2} = 0$

$$V_B = -I_t (R_1 \parallel R_2) ; \quad V_A = -\frac{R_3}{R_2} V_B \Rightarrow V_t = V_A - V_B = \frac{R_3 + R_2}{R_2} (R_1 \parallel R_2) I_t$$

3. (10 points)




Figure 3

The circuit of Figure 3, is in equilibrium for  $t < 0$ . The switch is opened at  $t = 0$ .

a) (5 points)

Determine the capacitor voltage  $v_c(t)$  for  $t > 0$ .

$$V_c(0) = -V_B \quad ; \quad V_c(\infty) = V_A - V_B$$

$$\tau = (R_1 + R_2)C \quad \text{for } t > 0$$

$$V_c(t) \Big|_{t > 0} = (V_A - V_B) + \cancel{V_B}(-V_A) e^{-\frac{t}{(R_1 + R_2)C}}$$

b) (5 points)

Determine the total energy dissipated in  $R_1$  and  $R_2$  combined, during the transient after the switch is opened at  $t = 0$ .

$$\frac{1}{2} C V_A^2$$

4. (15 points)

A	B	C	F
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0

Figure 4

a) (5 points)


In the truth table of Figure 4, consider A, B and C as inputs and F as output. Write F as a sum-of-products expression.

$$F = \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + \bar{A}B\bar{C}$$

b) (5 points)

Generate a minimal sum-of-products expression for F.

Karnaugh Map




$$F = \bar{A}\bar{B} + \bar{A}C$$

4. (continued)

c) (5 points)


Draw a logic implementation of your minimal sum-of-products from part (b), using only NAND gates.



5. (10 points)

Consider the logic expression  $F = \overline{(A+B)} + \overline{(C+D)}$ .

Draw a CMOS implementation of this logic function in the diagram below. You will need to specify the pull-up network and the pull-down network.



$$\overline{F} = (A+B) \cdot (C+D)$$

6. (10 points)




Figure 6

Figure 6 shows a ring oscillator implemented with a buffer structure. Inverter A on the far left is a basic inverter with  $R_p = 6k\Omega$ ,  $R_n = 4k\Omega$  and  $C_G = 5fF$ . We only consider gate capacitance in this problem. Inverter B is exactly five times bigger (i.e.  $W_{n_B} = 5W_{n_A}$ ;  $W_{p_B} = 5W_{p_A}$ ) than inverter A. Analogously, the relative sizes of inverters C, D, E and F are shown in Figure 6. Suppose  $V_{iL} = \frac{1}{e}V_{DD}$  and  $V_{iH} = \left(1 - \frac{1}{e}\right)V_{DD}$ .

Determine the frequency of oscillation for the ring oscillator of Figure 6.

For each stage,  $\tau_{V_{DD} \rightarrow V_{iL}} = 5 \cdot 20 \text{ pS} = 100 \text{ pS}$

$\tau_{0 \rightarrow V_{iH}} = 5 \cdot 30 \text{ pS} = 150 \text{ pS}$

$$T = 5 \cdot \left\{ \tau_{V_{DD} \rightarrow V_{iL}} + \tau_{0 \rightarrow V_{iH}} \right\} = 5 \cdot 250 \text{ pS} = 1.25 \text{ nS}$$

$$f = 800 \text{ MHz}$$




7. (15 points)

A process for fabrication of a diffusion resistor is as follows:


- 0) Begin with lightly doped p-type Si substrate.
- 1) Grow  $\text{SiO}_2$  to a thickness of 500 nm.
- 2) Pattern  $\text{SiO}_2$  with a dark field mask that defines the resistor pattern.
- 3) Implant donors with a concentration of  $10^8$  ions/cm<sup>2</sup> and anneal uniformly to a depth of 500 nm.
- 4) Deposit  $\text{SiO}_2$  to a thickness of 625 nm.
- 5) Pattern  $\text{SiO}_2$  with a dark field mask that defines the contacts.
- 6) Deposit Al to a thickness of  $1\mu\text{m}$ .
- 7) Pattern Al with a clear field mask.

Masks for this problem are shown in Figure 7.



a) (10 points)

Draw a neat cross-section of the fabricated device for the cross-section A-A' shown in the figure.



b) (5 points)

Determine the sheet resistance of the diffusion layer in this technology.

Take  $\mu_n = 300 \frac{\text{cm}^2}{\text{V}\cdot\text{s}}$  and the charge of an electron as  $-1.6 \times 10^{-19} \text{C}$ . Make and

explain approximations as necessary.

$$R_s = \frac{\rho}{t} = \frac{1}{\sigma t} \quad t = \text{depth}$$

$$\sigma \approx \mu_n q N_D \quad (\text{ignore acceptor conc.})$$

$$N_D = \frac{10^8 / \text{cm}^2}{t} \quad t = \text{depth}$$


$$\sigma t = 300 \frac{\text{cm}^2}{\text{V}\cdot\text{s}} \cdot (1.6 \cdot 10^{-19} \text{C}) \cdot 10^8 / \text{cm}^2$$

$$= 4.8 \cdot 10^{-9} \Rightarrow R_s \approx 0.2 \cdot 10^9 = 2 \cdot 10^8 \Omega$$

7(a)

SIMPLer version 1.1

Too big? Try hiding the button and location gadgets in your browser.  
 Too small? Try the [800x600 version](#) or the [1000x760 version](#)



Help file