



Lecture #18 Fabrication OUTLINE IC Fabrication Technology Introduction – the task at hand Doping Oxidation Thin-film deposition Lithography Etch Lithography trends Plasma processing Chemical mechanical polishing









Integrated Circuit Fabrication Goal:

Mass fabrication (*i.e.* simultaneous fabrication) of many "chips", each a circuit (e.g. a microprocessor or memory chip) containing millions or billions of transistors

Method:

Lay down thin films of semiconductors, metals and insulators and pattern each layer with a process much like printing (lithography).

Materials used in a basic CMOS integrated circuit:

- Si substrate selectively doped in various regions
- SiO₂ insulator
- Polycrystalline silicon used for the gate electrodes
- Metal contacts and wiring

EE40 Summer 2005: Lecture 18


Instructor: Octavian Florescu

Si Substrates (Wafers)

Crystals are grown from a melt in boules (cylinders) with specified dopant concentrations. They are ground perfectly round and oriented (a "flat" or "notch" is ground along the boule) and then sliced like baloney into wafers. The wafers are then polished.







Typical wafer cost: \$50

Sizes: 150 mm, 200 mm, 300 mm diameter

EE40 Summer 2005: Lecture 18

Instructor: Octavian Florescu


7


crystal orientation

Adding Dopants into Si

Suppose we have a wafer of Si which is p-type and we want to change the surface to n-type. The way in which this is done is by *ion implantation*. Dopant ions are shot out of an "ion gun" called an *ion implanter*, into the surface of the wafer.

Eaton HE3
High-Energy
Implanter,
showing the
ion beam —
hitting the
end-station






Typical implant energies are in the range 1-200 keV. After the ion implantation, the wafers are heated to a high temperature (~1000°C). This "annealing" step heals the damage and causes the implanted dopant atoms to move into substitutional lattice sites.


EE40 Summer 2005: Lecture 18

Instructor: Octavian Florescu

Dopant Diffusion

■ The implanted depth-profile of dopant atoms is peaked.





- In order to achieve a more uniform dopant profile, hightemperature annealing is used to diffuse the dopants
- Dopants can also be directly introduced into the surface of a wafer by diffusion (rather than by ion implantation) from a dopant-containing ambient or doped solid source

EE40 Summer 2005: Lecture 18

Instructor: Octavian Florescu

q

Formation of Insulating Films

- The favored insulator is pure silicon dioxide (SiO₂).
- A SiO₂ film can be formed by one of two methods:
 - 1. Oxidation of Si at high temperature in O₂ or steam ambient
 - 2. Deposition of a silicon dioxide film

ASM A412 batch oxidation furnace



Applied Materials lowpressure chemical-vapor deposition (CVD) chamber



EE40 Summer 2005: Lecture 18

Instructor: Octavian Florescu

Thermal Oxidation

$$Si + O_2 \rightarrow SiO_2$$


$$Si + O_2 \rightarrow SiO_2$$
 or $Si + 2H_2O \rightarrow SiO_2 + 2H_2$

"dry" oxidation

"wet" oxidation

Temperature range:

- 700°C to 1100°C
- Process:
 - O₂ or H₂O diffuses through SiO₂ and reacts with Si at the interface to form more SiO₂
- 1 µm of SiO₂ formed consumes ~0.5 µm of Si




EE40 Summer 2005: Lecture 18

Instructor: Octavian Florescu

Example: Thermal Oxidation of Silicon


Silicon wafer, 100 µm thick


Thermal oxidation grows SiO₂ on Si, but it consumes Si, so the wafer gets thinner. Suppose we grow 1 μm of oxide:



EE40 Summer 2005: Lecture 18

Instructor: Octavian Florescu








Chemical Vapor Deposition (CVD) of SiO₂

$$SiH_4 + O_2 \rightarrow SiO_2 + 2H_2$$

- Temperature range:
 - 350°C to 450°C for silane
- Process:
 - Precursor gases dissociate at the wafer surface to form SiO₂
 - No Si on the wafer surface is consumed
- Film thickness is controlled by the deposition time



EE40 Summer 2005: Lecture 18

Instructor: Octavian Florescu

4-



Chemical Vapor Deposition (CVD) of Si

Polycrystalline silicon ("poly-Si"):

Like SiO₂, Si can be deposited by **C**hemical **V**apor **D**eposition:

- Wafer is heated to ~600°C
- Silicon-containing gas (SiH₄) is injected into the furnace:

$$SiH_4 = Si + 2H_2$$

Si film made up of crystallites





Properties:

- sheet resistance (heavily doped, 0.5 μ m thick) = 20 Ω / \Box
- can withstand high-temperature anneals → major advantage

EE40 Summer 2005: Lecture 18

Instructor: Octavian Florescu







Lithography refers to the process of transferring a pattern to the surface of the wafer


Equipment, materials, and processes needed:


- A mask (for each layer to be patterned) with the desired pattern
- A light-sensitive material (called *photoresist*) covering the wafer so as to receive the pattern
- A light source and method of projecting the image of the mask onto the photoresist ("printer" or "projection stepper" or "projection scanner")
- A method of "developing" the photoresist, that is selectively removing it from the regions where it was exposed


EE40 Summer 2005: Lecture 18 Instructor: Octavian Florescu
























Lithography Trends


- Lithography determines the minimum feature size and limits the throughput that can be achieved in an IC manufacturing process. Thus, lithography research & development efforts are directed at
 - 1. achieving higher resolution
 - → shorter wavelengths 365 nm → 248 nm → 193 nm → 13 nm "i-line" "DUV" "EUV"
 - 2. improving resist materials
 - → higher sensitivity, for shorter exposure times (throughput target is 60 wafers/hr)

EE40 Summer 2005: Lecture 18

Instructor: Octavian Florescu

Plasmas are used to enhance various processes: Description of gaseous molecules, to allow for thin-film deposition at higher rates and/or lower temperatures. Etch: Ionized etchant species are more reactive and can be accelerated toward wafer (biased at negative DC potential), to provide directional etching for more precise transfer of lithographically defined features. Reactive Ion Etcher Plasma Wafer Reactive Ion Etcher Plasma Wafer





Rapid Thermal Annealing (RTA)

Sub-micron MOSFETs need ultra-shallow junctions (x < 50 nm)

- → Dopant diffusion during "activation" anneal must be minimized
 - → Short annealing time (<1 min.) at high temperature is required
- Ordinary furnaces (e.g. used for thermal oxidation and CVD) heat and cool wafers at a slow rate (<50°C per minute)
- Special annealing tools have been developed to enable much faster temperature ramping, and precise control of annealing time
 - ramp rates as fast as 200°C/second
 - anneal times as short as 0.5 second
 - typically single-wafer process chamber:



EE40 Summer 2005: Lecture 18

Instructor: Octavian Florescu

