

EECS 42 Intro. electronics for CS Spring 2003 Lecture 16: 03/31/03 A.R. Neureuther
Version Date 03/30/03

EECS 42 Introduction to Electronics for Computer Science

Andrew R. Neureuther

Lecture # 16 Logic with a State Dependent Device

S&O pp. 593-595, 604-606 (read for graphs and not physics or equations), plus Handout of these viewgraphs.

- A) State Dependent Device I_{OUT} vs. V_{OUT}
- B) Load Line Analysis for Logic Levels
- C) Voltage Transfer Characteristics
VTC = plot of V_{OUT} vs. V_{IN}
- D) 42S_NMOS Pull-Down Device and Logic

<http://inst.EECS.Berkeley.EDU/~ee42/>

Copyright 2001, Regents of University of California

EECS 42 Intro. electronics for CS Spring 2003 Lecture 16: 03/31/03 A.R. Neureuther
Version Date 03/30/03

OP-AMP USE AS COMPARATOR (A/D) MODE

Simple comparator with threshold at 1V. Design lower rail at 0V and upper rail at 2V (logic "1"). $A = \text{large}$ (e.g. 10^2 to 10^5)

If $V_{IN} > 1.010$ V, $V_O = 2$ V = Logic "1"
If $V_{IN} < 0.99$ V, $V_O = 0$ V = Logic "0"

NOTE: The actual diagram of a comparator would not show an amplifier with "offset" power supply as above. It would be a simple triangle, perhaps with the threshold level (here 1V) specified.

Comparator

Copyright 2001, Regents of University of California

EECS 42 Intro. electronics for CS Spring 2003 Lecture 16: 03/31/03 A.R. Neureuther
Version Date 03/30/03

Game Plan 03/31/03

Monday 03/31/04

- ☐ Welcome back plus HW#8 coaching
- ☐ State Dependent Devices (Transistors)
- ☐ Load Line, VTC, Pull Down Device (42S_NMOS)

Wednesday 04/02/03:

- ☐ Pull-Up Device (42S_PNOS)
- ☐ VTC and V_{MID}

Next (11th) Week:

- ☐ Monday: 4/7/03 Logic Dynamic via Switched Resistor
- ☐ Wednesday: 4/09/03 Quiz; Complementary Gates

Problem set #8: Half-Set - out Monday 3/17 and due at 2:30 4/02 in box in 240 Cory - input/output impedance, comparators
Problem set #9: Monday 3/31 and due at 2:30 4/09 in box in 240 Cory - Static Analysis of an Inverter with simplified EE 42 Device Models

Copyright 2001, Regents of University of California

EECS 42 Intro. electronics for CS Spring 2003 Lecture 16: 03/31/03 A.R. Neureuther
Version Date 03/30/03

Logic Gates – How are they built in practice?

A Valve is a Transistor V_{IN}

Current flows when V_{IN} is high
Can be modeled by a $10k\Omega$ resistor

Valves in Series \Rightarrow NAND

Valves in Parallel \Rightarrow NOR

What goes in this box?
How does it affect digital performance?

Copyright 2001, Regents of University of California

EECS 42 Intro. electronics for CS Spring 2003 Lecture 16: 03/31/03 A.R. Neureuther
Version Date 03/30/03

EXAMPLE CIRCUIT: INCREASED INPUT RESISTANCE

Add resistor R_E

The output has been assumed to be shorted

Analysis: apply i_{TEST} and evaluate v_{TEST}

$$v_{IN} = R_{IN} i_{TEST} \quad v_{TEST} = R_{IN} i_{TEST} + v_E$$

Similar to the homework

KCL $\frac{v_E}{R_E} + \frac{v_E}{R_0} - i_{TEST} - G_m R_{IN} i_{TEST} = 0$

Intuitive Explanation: R_E puts R_{IN} on a node whose voltage increases in response to current in R_{IN} .

Check for special case for R_0 infinite $\frac{v_{TEST}}{i_{TEST}} = R_{IN} + (1 + G_m R_{IN}) R_E$

Copyright 2001, Regents of University of California

EECS 42 Intro. electronics for CS Spring 2003 Lecture 16: 03/31/03 A.R. Neureuther
Version Date 03/30/03

Digital Logic from State-Dependent Three-Terminal Devices

Three-terminal devices such as MOS transistors have characteristics (such as I_{OUT} vs. V_{OUT} curves) on the output side that can be programmed by changing signals on the input side (such as the input voltage).

The input can thus be viewed as changing or programming the 'State' of the output of the device.

Three-terminal devices whose 'State' can be programmed can be used to make digital logic devices for computers that respond to input signals.

Copyright 2001, Regents of University of California

EECS 42 Intro. electronics for CS Spring 2003 Lecture 16: 03/31/03 A.R. Neureuther
Version Date 03/30/03

State-Dependent Three-Terminal Device Element



Copyright 2001, Regents of University of California

EECS 42 Intro. electronics for CS Spring 2003 Lecture 16: 03/31/03 A.R. Neureuther
Version Date 03/30/03

Thevenin Model For Pull-Up Device

$V_{THEVENIN} = V_{DD}$
 $I_{OUT \text{ SHORT CIRCUIT}} = (V_{DD}/R_{PULLUP})$
Example:
 $V_{DD} = 5V$ and $R_{PULLUP} = 100k\Omega$
 $V_{THEVENIN} = 5V$
 $I_{OUT \text{ SHORT CIRCUIT}} = 50 \mu A$

Copyright 2001, Regents of University of California










EECS 42 Intro. electronics for CS Spring 2003 Lecture 16: 03/31/03 A.R. Neureuther
Version Date 03/30/03

Terminology for a Logic Circuit


V_{DD} = Power supply voltage (D is from Drain)
Pull-Down Network = Set of devices used to carry current from the output node to ground to discharge the output node to ground.
Pull-Up Network = Set of devices used to carry current from the power supply to the output node to charge the output node to the power supply voltage.
 I_{OUT} = Current for the device under study.
 V_{TD} = Threshold Voltage value of V_{IN} at which the Pull-Down (NMOS transistor) begins to conduct.
 $V_{OUT-SAT-D}$ = Value of V_{OUT} beyond which the current I_{OUT-D} saturates at the (drain) current saturation value $I_{OUT-SAT-D}$.

Copyright 2001, Regents of University of California





Composite Current Plot for the 42S_NMOS Circuit with 200kΩ Load to Ground



Voltage Transfer Function for the 42S_NMOS Logic Circuit w/wo Load

