

## EECS 42 Introduction to Electronics for Computer Science Andrew R. Neureuther

**Lecture # 17 Logic with Complementary Devices**  
S&O pp. 607-611 (read for graphs and not physics or equations),  
plus Handout of Wed Lectures.

**A) Discovering a Pull-Up Device**

**B) Designing a Pull-Up Device**

**C) EE 42 Pull-Up Device Model (42S\_PMOS)**

**D) Composite  $I_{OUT}$  vs.  $V_{OUT}$**

**E) Voltage Transfer Function and  $V_{MID}$**

<http://inst.EECS.Berkeley.EDU/~ee42/>

## Game Plan 04/02/03

**Monday 03/31/04**

- Welcome back plus HW#8 coaching
- State Dependent Devices (Transistors)
- Load Line, VTC, Pull Down Device (42S\_NMOS)

**Wednesday 04/02/03:**


- Pull-Up Device (42S\_PMOS)
- VTC and  $V_{MID}$

**Next (11<sup>th</sup>) Week:**

- Monday: 4/7/03 Logic Dynamic via Switched Resistor
- Wednesday: 4/09/03 Quiz on dependent sources;  
then new material on Complementary Gates

**Problem set #9: Monday 3/31 and due at 2:30 4/09 in box in 240 Cory –  
Static Analysis of an Inverter with simplified EE 42 Device Models**

## Composite Current Plot for the 42S\_NMOS Circuit with 200kΩ Load to Ground



## Problems and Opportunities in Logic Circuit Design

**Problem #1:** Significant wasted current and power when  $V_{OUT}$  is low.


**Problem #2:** High value of  $V_{OUT}$  is adversely affected by a load resistor.

**Missed Opportunity:** The value of the input control signal is not used to adjust the state of the pull-up device.

**What if :** If the pull-up device could be a state-dependent device what kind of device would we want?

## Pull-Up Device Design: Trial 1

Similar pull-up and pull-down states




**Problem #1 is worse!**  
There is even more wasted current and power than before when  $V_{OUT}$  is low because both devices are on at the same time.

Look for a more Complementary approach.

## Pull-Up Device Design: Trial 2

Complementary pull-up and pull-down states




Note that in the pull-down case the current increases with the state number and in the pull-up case it decreases.

**Problem #1 is solved.**  
There is essentially no wasted current or power when  $V_{OUT}$  is low.


## Pull-Down and Pull-Up Must Complement Rather Than Fight Each Other

Reduce the Short-Circuit Current by making either one or the other device off.

Input for State Control Signal  
Share Same Signal  
Input for State Control Signal



## Desirable Complementary Device Characteristics




We desire characteristics that are **complementary** for the pull-down and pull-up state-dependent devices.


$V_{IN}$	Low	High
Pull-Down Current	Low not leak	High Discharge Output
Pull-Up Current	High Charge Output	Low not leak

## Designing the Complementary Device

Make This



Into This





The curve sets are very similar but have two key changes.

The creation of current with input State ( $V_{IN}$ ) is reverse ordered (and also shifted).

The dependence on  $V_{OUT}$  is reverse ordered and shifted by  $V_{DD}$

## $V_{DD}-V_X$ Gives Complementary Characteristics

Physical Interpretation as device related rather than logic circuit related voltages.



## Saturation Current NMOS Model

Current  $I_{OUT}$  only flows when  $V_{IN}$  is larger than the threshold value  $V_{TD}$  and the current is proportional to  $V_{OUT}$  up to  $V_{OUT-SAT-D}$  where it reaches the saturation current


$$I_{OUT-SAT-D} = k_D (V_{IN} - V_{TD}) V_{OUT-SAT-D}$$

Note that we have added an extra parameter to distinguish between threshold ( $V_{TD}$ ) and saturation ( $V_{OUT-SAT-D}$ ).

Example:

$k_D = 25 \mu A/V^2$     Use these  
 $V_{TD} = 1V$         values in the  
 $V_{OUT-SAT-D} = 1V$     homework.

$$I_{OUT-SAT-D} = 25 \frac{\mu A}{V^2} (3V - 1V) 1V = 50 \mu A$$



Copyright 2001, Regents of University of California

## Saturation Current 42S PMOS Model


Current  $I_{OUT}$  only flows when  $V_{IN}$  is smaller than  $V_{DD}$  minus the threshold value  $V_{TU}$  and the current is proportional to  $(V_{DD} - V_{OUT})$  up to  $(V_{DD} - V_{OUT-SAT-U})$  where it reaches the saturation current

$$I_{OUT-SAT-U} = k_U (V_{DD} - V_{IN} - V_{TU}) V_{OUT-SAT-U}$$

Example:

$k_U = 20 \mu A/V^2$     Use these  
 $V_{TU} = 1V$         values in the  
 $V_{OUT-SAT-U} = 1V$     homework.


$$I_{OUT-SAT-U} = 20 \frac{\mu A}{V^2} (5V - 3V - 1V) 1V = 20 \mu A$$



Copyright 2001, Regents of University of California

## 42S\_PMOS Pull-UP Device Curves


### $I_{OUT}$ vs. $V_{OUT}$



Copyright 2001, Regents of University of California


## Transistor Inverter Example

It may be simpler to just **think of PMOS and NMOS transistors** instead of a general 3 terminal pull-up or pull-down devices or networks.




Copyright 2001, Regents of University of California

## Case #1: $V_{IN} = V_{DD} = 5V$ The Output is Pulled-Down




## Case #2: $V_{IN} = 0$ The Output is Pulled-Up






### Composite $I_{OUT}$ vs. $V_{OUT}$ for CMOS




Copyright 2001, Regents of University of California

### Composite $I_{OUT}$ vs. $V_{OUT}$ to Find Points That Satisfies Both Devices for Each $V_{IN}$



Copyright 2001, Regents of University of California

## Voltage Transfer Function for the Complementary Logic Circuit



## Method for Finding $V_M$

At  $V_M$ ,

- 1)  $V_{OUT} = V_{IN} = V_M$
- 2) Both devices are in saturation
- 3)  $I_{OUT-SAT-D} = I_{OUT-SAT-U}$

$$I_{OUT-SAT-D} = k_D (V_{IN} - V_{TD})^2 V_{OUT-SAT-D}$$

$$= I_{OUT-SAT-U} = k_U (V_{DD} - V_{IN} - V_{TU})^2 V_{OUT-SAT-U}$$

Substitute  $V_M$

Solve for  $V_M$

Example Result: When  $k_D = k_U$ ,  $V_{OUT-SAT-D} = V_{OUT-SAT-U}$   
and  $V_{TD} = V_{TU}$ , then  $V_M = V_{DD}/2$