EECS 42 Intro. electronics for CS Spring 2003 Lecture 20: 04/14/03 A.R. Neureuther ersion Date 04/05/03

## EECS 42 Introduction to Electronics for

 Computer Science Andrew R. NeureutherLecture \# 20 Logic Transients
Handout of Monday Lecture.
A) $\mathbf{2}^{\text {nd }}$ Midterm Review (Cont.)
B) Latch circuit to hold/release signals
C) Cascade CMOS elements with latches
D) Logic Feedback creates memory http://inst.EECS.Berkeley.EDU/~ee42/

```
EECS 42 Intro. electronics for CS Spring 2003 Lecture 20: 04/14/03 A.R. Neureuther
    Game Plan 04/14/03
    Last Week: Logic Delay; resistor model, CMOS operation and
    delay
    Monday 4/14/03:
        2 2nd Midterm review (Cont.)
        CMOS Latch and use in logic cascade
        Feedback in logic to produce memory
    Wednesday 04/09/03:
        \square 2 nd Midterm
    Next (13th) Week: Diodes and MOS Operation
```

No Problem set for 4/16 as Midterm 4/16: Lectures $1-17$ with emphasis on Lectures 10-17; Review Session Monday 5:30-7PM

Problem set \#10 for 4/23: Logic Delay




