EECS 42 Intro. electronics for CS Spring 2003

Lecture 21: 04/21/03 A.R. Neureuther

Version Date 04/19/03

EECS 42 Introduction to Electronics for Computer Science

Andrew R. Neureuther


Lecture #21 Clock Operation of Latches

Handout of Monday Lecture.

- A) 2nd Midterm Returned
- B) Latch circuit to hold/release signals
- C) Cascade CMOS elements with latches

http://inst.EECS.Berkeley.EDU/~ee42/

Copyright 2001, Regents of University of California



EECS 42 Intro. electronics for CS Spring 2003

ecture 21: 04/21/03 A.R. Neureuther

Game Plan 04/21/03 Version Date 04/19/03

Last Week: Logic Delay; resistor model, CMOS operation and delay

Monday 4/14/03:

- ☐ 2nd Midterm returned
- CMOS Latch and use in logic cascade


Wednesday 04/09/03:


- ☐ Clocked Latch and Timing Diagram
- ☐ Latency and Throughput
- ☐ Feedback in logic to produce memory

Next (13th) Week: Diodes and MOS Devices

Problem set #10 for 4/303: Logic Delay; Cascade; Latches and Clock frequency

EECS 42 Intro. electronics for CS Spring 2003 Version Date 04/19/03 **Logic Gate: Worst Case Scenarios** What combination of previous and present logic inputs will make the Pull-Up the fastest? Fastest What combination of previous and present logic inputs will make the Pull-Up the slowest? Slowest What combination of previous and present logic inputs will make the Pull-Down the fastest? = 50 fF What combination of previous and present logic inputs will make the Pull-Down the slowest?






EECS 42 Intro. electronics for CS Spring 2003 Lecture 21:

Lecture 21: 04/21/03 A.R. Neureuther

Data Synchronization problem

- Combinatorial logic gates can give incorrect answers prematurely and may take several gate propagation delays produce an answer.
- Clocks (signals as to when to proceed) and latches (which capture and hold the correct outputs) can provide synchronization.

Conversely 2001. Reserve of University of California




Latch Controlled by a Clock

An inverter with clocked devices in series can form a latch.

When the clock ∳ is high its complement ∳ is low and the inverter operates.

To synchronize the data the clock remains low until the data is correct at all locations on the chip. When the clock goes high the inverse of the data is passed.



EECS 42 Intro. electronics for CS Spring 2003 Lecture 21: 04/21/03 A.R. Neureuther Version Date 04/19/03 Clock Signal Definitions

Rising-edge $\tau_{HIGH} \tau_{LOW} P$ $\tau_{HIGH} \tau_{LOW} P$ $\tau_{HIGH} \tau_{LOW} P$ Frequency = $1/P = 1/(\tau_{HIGH} + \tau_{LOW})$ Duty Cycle = $(\tau_{HIGH})/(\tau_{HIGH} + \tau_{LOW})$

