

EECS 42 Intro. electronics for CS Spring 2003 Lecture 22: 04/23/03 A.R. Neureuther
Version Date 04/19/03

EECS 42 Introduction to Electronics for Computer Science

Andrew R. Neureuther

Lecture # 22 Latency, Clock Design, Memory

Handout of Wednesday Lecture.

- A) Timing Diagram for a Clocked Latch
- B) Latency and Maximum Clock Frequency
- C) Use of Feedback to create Memory

<http://inst.EECS.Berkeley.EDU/~ee42/>

Copyright 2001, Regents of University of California

EECS 42 Intro. electronics for CS Spring 2003 Lecture 22: 04/23/03 A.R. Neureuther
Version Date 04/19/03

Example of Circuits to Integrate with Latches

Copyright 2001, Regents of University of California

EECS 42 Intro. electronics for CS Spring 2003 Lecture 22: 04/23/03 A.R. Neureuther
Version Date 04/19/03

Game Plan 04/21/03

Last Week: Logic Delay; resistor model, CMOS operation and delay

Monday 4/14/03:

- 2nd Midterm returned
- CMOS Latch and use in logic cascade

Wednesday 04/09/03:

- Clocked Latch and Timing Diagram
- Latency and Throughput
- Feedback in logic to produce memory

Next (13th) Week: Diodes and MOS Devices

Problem set #10 for 4/303: Logic Delay; Cascade; Latches and Clock frequency

Copyright 2001, Regents of University of California

EECS 42 Intro. electronics for CS Spring 2003 Lecture 22: 04/23/03 A.R. Neureuther
Version Date 04/19/03

Latch Implementation: Lumped

Copyright 2001, Regents of University of California

EECS 42 Intro. electronics for CS Spring 2003 Lecture 22: 04/23/03 A.R. Neureuther
Version Date 04/19/03

Latch Work Best In Pairs

The first stage operates while the clock is low and inverts and amplifies the arriving signal and charges or discharges C_{L1} .

The second stage operates while the clock is high and inverts the signal on C_{L1} to charge or discharge C_{L2} and downstream logic gate inputs.

Copyright 2001, Regents of University of California

EECS 42 Intro. electronics for CS Spring 2003 Lecture 22: 04/23/03 A.R. Neureuther
Version Date 04/19/03

Latch Operation: Lumped

Low High

High Low

Low High

High Low

Clock

Clock

time

$\tau_{HIGH} = \tau_{L_EXT} + \tau_{GATE1} + \tau_{GATE2}$

$\tau_{LOW} = \tau_{L_INT}$

Copyright 2001, Regents of University of California

EECS 42 Intro. electronics for CS Spring 2003 Lecture 22: 04/23/03 A.R. Neureuther
Version Date 04/19/03

Latch Implementation: Pipelined

Copyright 2001, Regents of University of California

EECS 42 Intro. electronics for CS Spring 2003 Lecture 22: 04/23/03 A.R. Neureuther
Version Date 04/19/03

Clock Optimization: Pipelined

$$\tau_{HIGH} = \tau_{L_EXT} + \max(\tau_{GATE1}, \tau_{GATE2})$$

$$\tau_{LOW} = \tau_{L_INT}$$

Copyright 2001, Regents of University of California

EECS 42 Intro. electronics for CS Spring 2003 Lecture 22: 04/23/03 A.R. Neureuther
Version Date 04/19/03

Latch Operation: Pipelined

Copyright 2001, Regents of University of California

EECS 42 Intro. electronics for CS Spring 2003 Lecture 22: 04/23/03 A.R. Neureuther
Version Date 04/19/03

Latency and Throughput

Latency L is the delay between the rising edge of the clock on L_0 and the data being valid internally in the last latch.

$$L_{LUMPED} = \tau_{L_EXT} + \tau_{GATE1} + \tau_{GATE2} + \tau_{L_INT}$$

$$= 2\tau_{INV} + 2\tau_{INV} + 2\tau_{INV} + 2\tau_{INV} = 8\tau_{INV}$$

$$L_{PIPELINED} = \tau_{L_EXT} + \tau_{GATE1} + \tau_{L_INT} + \tau_{L_EXT} + \tau_{GATE2} + \tau_{L_INT}$$

$$= 2\tau_{INV} + 2\tau_{INV} + 2\tau_{INV} + 2\tau_{INV} + 2\tau_{INV} = 12\tau_{INV}$$

Throughput T is the bits per second through the latches and is the maximum clock frequency.

$$P_{LUMPED} = \tau_{L_EXT} + \tau_{GATE1} + \tau_{GATE2} + \tau_{L_INT}$$

$$= 2\tau_{INV} + 2\tau_{INV} + 2\tau_{INV} + 2\tau_{INV} = 8\tau_{INV}$$

$$F_{LUMPED} = 1/8(345ps) = 0.36 \text{ GHz}$$

$$P_{PIPELINED} = \tau_{L_EXT} + \text{MAX}(\tau_{GATE1}, \tau_{GATE2}) + \tau_{L_INT}$$

$$= 2\tau_{INV} + 2\tau_{INV} + 2\tau_{INV} = 6\tau_{INV}$$

$$F_{PIPELINED} = 1/6(345ps) = 0.48 \text{ GHz}$$

Copyright 2001, Regents of University of California

EECS 42 Intro. electronics for CS Spring 2003 Lecture 22: 04/23/03 A.R. Neureuther
Version Date 04/19/03

Latch Timing Diagram

A1 = 0 B1 = 0
B2 = 1 C1 = 0
C2 = 0 1 => 0

Latency 32 inverter delays
Throughput = $1/(20 \times 345ps) = 0.145 \text{ GHz}$


Copyright 2001, Regents of University of California

EECS 42 Intro. electronics for CS Spring 2003 Lecture 22: 04/23/03 A.R. Neureuther
Version Date 04/19/03

Homework 10.3


Copyright 2001, Regents of University of California

Feedback Can Provide Memory




Copyright 2001, Regents of University of California

Adding a Clock




Copyright 2001, Regents of University of California

Example of the Opposite State



Copyright 2001, Regents of University of California

Adding Memory Controls



Set-Reset Flip-Flop

Copyright 2001, Regents of University of California