Lecture 27: 5/12/03 A.R. Neureuther

Version Date 5/10/03

# EECS 42 Introduction to Electronics for Computer Science Andrew R. Neureuther

### Lecture # 27 Review For Final

Coverage and Emphasis Handout.

- A) Diodes with circuits and MOS Resistance
- **B) Static NMOS and CMOS**
- C) CMOS resistor model and Delay
- D) Worst Case Delay, Timing, Latches
- E) Op-Amps and Dependent Sources http://inst.EECS.Berkeley.EDU/~ee42/

Copyright 2001, Regents of University of California


EECS 42 Intro. electronics for CS Spring 2003

Lecture 27: 5/12/03 A.R. Neureuther

#### Lecture 7

PULSE: Output is Rising exponentiarsion Date 5/10/03 then Falling exponential

Example: Switch rises at t =0, falls at t = 0.1, 1 or 10µsec (Do 1µsec case)



Now starting at  $1\mu$ sec we are discharging the capacitor so the form is a falling exponential with initial value 3.16 V:

What is equation?

Solution: for RC =  $1\mu$ sec: during the first rise V obeys:


$$V = 5[1 - e^{\frac{-t}{10^{-6}}}]$$


time (microseconds)


Thus at  $t = 1\mu sec$ , rising voltage reaches


$$5[1-e^{-1}] = 3.16V$$


Copyright 2001, Regents of University of California



















EECS 42 Intro. electronics for CS Spring 2003 Lecture 27: 5/12/03 A.R. Neureuther Version Date 5/10/03 Lecture 17 Saturation Current NMOS Model Current  $I_{OUT}$  only flows when  $V_{IN}$  is larger than the threshold value  $V_{TD}$  and the current is proportional to  $V_{OUT}$  up to  $V_{OUT\text{-SAT-D}}$  where it reaches the saturation current  $I_{OUT-SAT-D} = k_D (V_{IN} - V_{TD}) V_{OUT-SAT-D}$ Note that we have added an extra parameter to distinguish between threshold ( $V_{TD}\!)$  and saturation ( $V_{OUT\text{-}SAT\text{-}D}\!)$  . 100 **†**Ι<sub>ΟυΤ</sub>(μΑ) Example: Use these  $k_D=25~\mu A/V^2$ State 3  $V_{IN} = 3V$  $V_{TD} = 1V$ values in the Saturation (with V<sub>OUT</sub>) homework.  $V_{OUT-SAT-D} = 1V$ 60 Linear (with  $V_{OUT}$ )  $I_{OUT-SAT-PD} = 25 \frac{\mu A}{V^2} (3V - 1V) 1V = 50 \mu A$  20 Copyright 2001, Regents of University of California















 $\ensuremath{^{3}\!\!/_{4}}\ V_{DD}$  is the average value of  $\ensuremath{\,V_{OUT}}$ 

Approximate the NMOS device curve by a straight line from (0,0) to ( $I_{OUT\text{-}SAT\text{-}D}, \mbox{\em 3/4}\ V_{DD}$  ).

Interpret the straight line as a resistor with

slope = 
$$1/R = \frac{3}{4} V_{DD}/I_{SAT}$$


Copyright 2001, Regents of University of California



#### Lecture 18

## **Inverter Propagation Delay**

Discharge (pull-down)





$$\Delta t = 0.69 R_D C_{OUT} = 0.69 (10 k\Omega) (50 fF) = 345 ps$$


Discharge (pull-up)


$$\Delta t = 0.69 R_U C_{OUT} = 0.69 (10 k\Omega) (50 fF) = 345 ps$$


Copyright 2001, Regents of University of California














EECS 42 Intro. electronics for CS Spring 2003

Lecture 27: 5/12/03 A.R. Neureuther

Version Date 5/10/03

Lecture 22

# Latency and Throughput

Latency L is the delay between the rising edge of the clock on L0 and the data being valid internally in the last latch.

$$\begin{split} \mathbf{L}_{\text{LUMPED}} &= \mathbf{\tau}_{\text{L\_EXT}} + \mathbf{\tau}_{\text{GATE1}} + \mathbf{\tau}_{\text{GATE2}} + \mathbf{\tau}_{\text{L\_INT}} \\ &= 2\mathbf{\tau}_{\text{INV}} + 2\mathbf{\tau}_{\text{INV}} + 2\mathbf{\tau}_{\text{INV}} + 2\mathbf{\tau}_{\text{INV}} = 8\mathbf{\tau}_{\text{INV}} \end{split}$$

$$\begin{split} L_{PIPLINED} &= \tau_{L\_EXT} + \tau_{GATE1} + \tau_{L\_INT} + \tau_{L\_EXT} + \tau_{GATE2} + \tau_{L\_INT} \\ &= 2\tau_{INV} + 2\tau_{INV} + 2\tau_{INV} + 2\tau_{INV} + 2\tau_{INV} + 2\tau_{INV} = 12\tau_{INV} \end{split}$$

Throughput T is the bits per second through the latches and is the maximum clock frequency.

$$\begin{split} P_{LUMPED} &= \tau_{L\_EXT} + \tau_{GATE1} + \tau_{GATE2} + \tau_{L\_INT} \\ &= 2\tau_{INV} + 2\tau_{INV} + 2\tau_{INV} + 2\tau_{INV} = 8\tau_{INV} \end{split}$$

$$F_{LUMPED} = 1/8(345ps) = 0.36 \text{ GHz}$$

$$\begin{split} P_{PIPELINED} &= \tau_{L\_EXT} + MAX(\tau_{GATE1}, \tau_{GATE2}) + \tau_{L\_INT} \\ &= 2\tau_{INV} + 2\tau_{INV} + 2\tau_{INV} = 6\tau_{INV} \quad F_{PIPLINED} = 1/6(345ps) = 0.48 \ GHz \end{split}$$

Copyright 2001, Regents of University of California

EECS 42 Intro. electronics for CS Spring 2003

Lecture 27: 5/12/03 A.R. Neureuther

Lecture 25: on blackboard

Version Date 5/10/03

# Limitations of Power Consumption

- The resistive load of NMOS results in D.C. current and hence static power consumption given by the product of current times voltage.
- CMOS avoids this static loss as the pull-up device shuts off the current completely.
- CMOS still suffers a.c. power consumption that is proportional to the switching frequency.
- $\bullet$  The energy expended per cycle of in charging and discharging can never be less than  $CV^2$

Copyright 2001, Regents of University of California