## EECS 151/251A Homework 8

Due Friday, Nov $6^{\text {th }}, 2020$

## Problem 1: Path delay with logical effort [10 pts]



For this problem, assume you have a reference inverter with $W_{P}=W_{N}=1$. This technology has $\gamma=1.5$
(a) Determine the path effort from input to output, and optimal stage effort for the circuit shown above. Note that A, B, C, and D are the input capacitances of each gate.

## Solution:

PathEffort $=405$
OptimalStageE ffort $\approx 3.32$

$$
\begin{aligned}
& G=\frac{3}{2} * 1 * 1 * \frac{3}{2} * \frac{3}{2} \quad=\quad \frac{27}{8} \\
& B=1 * 1 * 1 * 1 * 3=3 \\
& F=40 \\
& H=\frac{27}{8} * 3 * 40=81 * 5=405 \\
& S E=\sqrt[5]{405} \quad \approx 3.32
\end{aligned}
$$

(b) Find the optimum $\mathrm{A}, \mathrm{B}, \mathrm{C}$, and D in terms of $C_{i n}$ for minimum delay in the critical path (input to output).

## Solution:

$$
\begin{aligned}
D & =40.0 * \frac{3}{2} * 1 / 3.32 \\
C & =18.1 \\
B & =24.5 * 1 * \frac{3}{2} * 3 / 3.32=24.5 \\
A & =7.36 * 1 * 1 / 3.32=7.36 \\
1 & =2.22 * \frac{3}{2} * 1 / 3.32 \approx 1
\end{aligned}
$$

(c) Consider the case where out output load is increased to $C_{o u t}=60 * C_{i n}$. To achieve the shortest path delay, is it better to add stages (two inverters in series) or to resize the current stages? If adding stages is the better option, where should they be inserted, and how should they be sized? If resizing the existing stages is better, what should the new sizing be?

## Solution:

Resizing the existing stages is best.
$A=2.41, B=8.68, C=31.3, D=25.0$
Delay with resized stages:
$t_{p, \text { resized }}=\tau_{\text {inv }} *(\gamma *(8)+(5 * 3.6))=\tau_{\text {inv }} * 30.0$
Delay with additional inverters at the output:
$t_{p, w / i n v}=\tau_{\text {inv }} *(\gamma *(10)+(4 * 3.2+3 * 1.7))=\tau_{\text {inv }} * 32.9$

## Problem 2: Elmore Delay [8 pts]

For the following problem, $C_{G}=C_{D}=2 f F / u m$, the minimum sized (labeled as 1 x in the picture) inverter has $L=0.1 u m, W_{p}=2 u m, W_{n}=1 u m$ and for this technology $R_{n, o n}=10 \mathrm{k} \Omega / \mathrm{sq}$. (i.e. the resistance of an NMOS with width W and length L is equal to $10 k \Omega \frac{L}{W}$ ) and $R_{p, o n}=20 k \Omega / s q$. (i.e. the resistance of a PMOS with width W and length L is equal to $20 k \Omega \frac{L}{W}$ ). Note that a 6 x inverter has 6 times the width of a 1 x inverter

For the wire, $R_{\text {wire }}=0.1 \Omega / s q$., the parallel plate capacitance is $C_{p p}=20 a F / \mathrm{um}^{2}$ and the fringing capacitance per each side of wire is $C_{f r}=14 a F / u m$. The wire widths and lengths are shown in the picture.

(a) Using the $\pi$ wire model, draw the equivalent RC switch model. What is the propagation delay from a step at Vin to Va and Vb?

## Solution:

- For the 1 x inverter:

$$
\begin{gathered}
R_{N, 1 x}=R_{P, 1 x}=10 k \Omega \frac{0.1 \mu m}{1 \mu m}=1 k \Omega \\
C_{i, 1 x}=C_{o, 1 x}=(2 \mu m+1 \mu m) 2 f F / \mu m=6 f F
\end{gathered}
$$

- For the 6 x inverter:

$$
\begin{gathered}
R_{N, 6 x}=R_{P .6 x}=R_{N} / 6 \approx 167 \Omega \\
C_{o, 6 x}=6 \cdot C_{o, 1 x}=36 f F
\end{gathered}
$$

- For the top wire:

$$
\begin{gathered}
R_{w 1}=0.1 \Omega \frac{1000 \mu \mathrm{~m}}{0.05 \mu \mathrm{~m}}=2 \mathrm{k} \Omega \\
C_{w 1}=20 a \mathrm{~F} / \mu \mathrm{m}^{2} \cdot 0.05 \mu \mathrm{~m} \cdot 1000 \mu \mathrm{~m}+2 \cdot 14 \mathrm{aF} / \mu \mathrm{m} \cdot 1000 \mu \mathrm{~m}=29 \mathrm{fF}
\end{gathered}
$$

- For the bottom wire:

$$
\begin{gathered}
R_{w 2}=2 \cdot R_{w 1}=4 k \Omega \\
C_{w 2}=20 a F / \mu \mathrm{m}^{2} \cdot 0.05 \mu \mathrm{~m} \cdot 2000 \mu \mathrm{~m}+2 \cdot 14 a \mathrm{~F} / \mu \mathrm{m} \cdot 2000 \mu \mathrm{~m}=58 \mathrm{fF}
\end{gathered}
$$

The equivalent RC circuit is:

The delay from input to $V_{a}$ is:

$$
\begin{gathered}
t_{p, a}=\ln 2 \cdot R_{w 1} \cdot\left(C_{i, 1 x}+\frac{C_{w 1}}{2}\right)+\ln 2 \cdot R_{p, 6 x} \cdot\left(C_{i, 1 x}+\frac{C_{w 1}}{2}+C_{i, 1 x}+\frac{C_{w 2}}{2}+\frac{C_{w 1}}{2}+\frac{C_{w 2}}{2}+C_{o, 6 x}\right) \\
\Rightarrow t_{p, a}=\ln 2 \cdot 62.38 p s=43.24 p s
\end{gathered}
$$

The delay from input to $V_{b}$ is:

$$
\begin{gathered}
t_{p, b}=\ln 2 \cdot R_{w 2} \cdot\left(C_{i, 1 x}+\frac{C_{w 2}}{2}\right)+\ln 2 \cdot R_{p, 6 x} \cdot\left(C_{i, 1 x}+\frac{C_{w 2}}{2}+C_{i, 1 x}+\frac{C_{w 1}}{2}+\frac{C_{w 2}}{2}+\frac{C_{w 1}}{2}+C_{o, 6 x}\right) \\
\Rightarrow t_{p, b}=\ln 2 \cdot 162.55 \mathrm{ps}=112.27 \mathrm{ps}
\end{gathered}
$$

(b) What is the skew (difference in arrival time between Va and Vb )?

## Solution:

$$
t_{\text {skew }}=\left|t_{p, b}-t_{p, a}\right|=69.03 p s
$$

## Problem 3: Power, Energy, and Performance [12 pts]

151Laptops \& Co. is producing a new line of computers tailored for specific workloads. They've come to you for advice on how to optimally configure their processors for each target workload.

The processor for each of these machines will be based on the company's newest RISC-V Core. This base core has been designed to run at a frequency of 3.8 GHz with a supply voltage of 1.0 V . The core has a total capacitance load of approximately 60 nF . The design team has also informed you that by raising the supply voltage to 1.3 V , the core can be overclocked to run at 4.4 GHz . You can alternatively connect two cores together to build a multicore processor. The extra logic required to connect the cores adds 5 nF of capacitance load. A characterization team has found that over a number of benchmarks, the average switching rate of gates never exceeds $10 \%$. Use this worst case value in your calculations.
a. How much power does the base core consume?

## Solution:

$$
P=\alpha C V^{2} f=0.1 * 60 n F *(1 V)^{2} * 3.8 G H z=22.8 W
$$

b. How much power does the single overclocked core configuration consume?

## Solution:

$$
P=\alpha C V^{2} f=0.1 * 60 n F *(1.3 V)^{2} * 4.4 G H z=44.6 W
$$

c. How much power does the multicore configuration consume?

## Solution:

$$
P=\alpha C V^{2} f=0.1 * 125 n F *(1 V)^{2} * 3.8 G H z=47.5 W
$$

d. The first custom machine targets graphic design and rendering workloads. The characterization team has benchmarked these workloads and found that $70 \%$ is parallel, and $30 \%$ is sequential. What configuration of the processor has the best throughput? What is its speedup over the base core?

## Solution:

The dual core configuration has the best throughput. DualCoreSpeedup $=\frac{1}{0.3+\frac{0.7}{2}}=$ 1.54 OverclockedCoreSpeedup $=4.4 G H z / 3.8 G H z=1.15$
e. How efficient is each configuration: how much energy does each configuration consume to run the workload? You can leave this answer in terms of the time it takes the base core to run the workload $t_{b}$.

## Solution:

$E=t * P$
BaseCoreEnergy $=t_{b} * 22.8 \mathrm{~W}$
DualCoreEnergy $=\frac{t_{b}}{1.54} * 47.5 \mathrm{~W}=t_{b} * 30.8 \mathrm{~W}$
OverclockedCoreEnergy $=\frac{t_{b}}{1.15} * 44.6 W=t_{b} * 38.8$
f. Repeat (d) and (e) for a workload where only $20 \%$ the workload is parallel.

## Solution:

The overclocked core configuration has the best throughput.
DualCoreSpeedup $=\frac{1}{0.8+\frac{0.2}{2}}=1.11$
OverclockedCoreSpeedup $=4.4 \mathrm{GHz} / 3.8 G H z=1.15$
BaseCoreEnergy $=t_{b} * 22.8 \mathrm{~W}$
DualCoreEnergy $=\frac{t_{b}}{1.11} * 47.5 \mathrm{~W}=t_{b} * 42.8 \mathrm{~W}$
OverclockedCoreEnergy $=\frac{t_{b}}{1.15} * 44.6 W=t_{b} * 38.8$

