# EECS 151/251A Homework 9 

Due Friday, Nov $20^{\text {th }}, 2020$

## Problem 1: Adders

a) Draw the block diagram of an 8-bit ripple carry adder and an 8-bit carry-lookahead adder. For each, derive the critical path in terms of the following constants. Use only 2-input gates. Include the final carry-out bit.
$t_{M U X}=6 p s$
$t_{O R}=5 p s$
$t_{A N D}=4 p s$
$t_{X O R}=6 p s$

## Solution:

Note: Your answers may be slightly different if you chose a different full adder topology. Ripple Carry:


Carry-Lookahead:

$t_{\text {carry-lookahead }}=6 p s+2 \cdot(4 p s+5 p s)+5 p s+2 \cdot(4 p s+5 p s)+6 p s=53 p s$
b) Now derive, generally, the critical path for an N-bit ripple-carry adder and an N-bit carrylookahead adder. It is okay to make approximations for cases where $\sqrt{N}$ or $\log _{2}(N)$ are not integers. Use only 2 -input gates and include the final carry-out bit.

Solution:

$$
t_{\text {ripple-carry }}=t_{X O R}+t_{A N D}+t_{O R}+(N-1) \cdot\left(t_{A N D}+t_{O R}\right)
$$

$$
t_{\text {carry-lookahead }}=t_{X O R}+\left(\left\lceil\log _{2}(N)\right\rceil-1\right) \cdot\left(t_{A N D}+t_{O R}\right)+t_{O R}+\left(\left\lceil\log _{2}(N)\right\rceil-1\right) \cdot\left(t_{A N D}+t_{O R}\right)+t_{X O R}
$$

## Problem 2: Tree Adders

The goal of this problem is to design a 10-bit Kogge-Stone adder optimized for delay:
a) Design the following logic blocks at a gate level. You may draw the gates or write the Boolean functions. Use the given inputs and outputs as hints.


Figure 1: Building Blocks for Kogge-Stone Adder

## Solution:

Black square (Modified FA): $G_{i}=A_{i} B_{i}, P_{i}=A_{i} \oplus B_{i}$
Black circle (Processing): $G_{j: i}=G_{j}+P_{j} G_{i}, P_{j: i}=P_{j} P_{i}$
White circle (Buffer): $G_{j: i}=G_{j}+P_{j} G_{i}$
White square (Simplified FA): $S_{i}=P_{i} \oplus G_{i-1: 0}$
b) Using the logic blocks you designed in part (a), design a 10-bit logarithmic adder with a carry input and a carry output. Use a radix- 2 Kogge-Stone implementation. Highlight the critical path of your design? Give a block-level estimate, assuming that more complex blocks have more delay.

## Solution:

The first stage is the black boxes: here we generate the bit propagate $\left(P_{i}\right)$ and generate $\left(G_{i}\right)$ signals that will be used by the tree. For the actual tree, the Kogge-Stone implementation first groups the ( $P_{i}, G_{i}$ ) in groups of 2 , therefore generating $\left(P_{1: 0}, G_{1: 0}\right),\left(P_{2: 1}, G_{2: 1}\right)$ etc. Then those signals are grouped again in groups of 2 to form $\left(P_{3: 0}, G_{3: 0}\right),\left(P_{4: 1}, G_{4: 1}\right)$ etc.

The key here is that you need to incorporate the $C_{i n}$ signal into the tree. Remember that in order to get a sum bit you need $S_{i}=P_{i} \oplus C_{i}=P_{i} \oplus G_{i-1: 0}$. Therefore for $S_{0}$ you need $P_{0}$ and $C_{i n}$, for $S_{1}$ you need $P_{1}$ and $G_{0}+P_{0} C_{i n}$ etc. So we add the white circles to generate the carries needed for the final sum, including the $C_{i n}$.


The critical path is shown on the tree (one example - there are multiple critical paths). In this case, a block-level estimate of the critical path is: $t_{d}=t_{\text {blacksquare }}+3 * t_{\text {blackcircle }}+t_{\text {whitecircle }}+$ $t_{\text {whitesquare }}$.

## Problem 3: Multipliers

a) Draw a $5 \times 5$ Carry-Save multiplier and compute the critical path using $t_{\text {carry }}, t_{\text {sum }}$ and $t_{\text {and }}$.

## Solution:

Following the multiplier structure on lecture 20 slide 23 , we have the carry-save multiplier below, with the critical path marked in red.
$t_{\text {critical }}=t_{\text {and }}+t_{H A, \text { sum }}+7 t_{F A, \text { carry }}+t_{H A, \text { carry }}$


We can make the carry-save multiplier more compact by removing the HAs that take 0 as an input.
$t_{\text {critical }}=t_{\text {and }}+2 t_{H A, \text { carry }}+6 t_{F A, \text { carry }}$

b) Draw a wallace tree for a $5 \times 5$ multiplier using Full Adder and Half Adder cells. What is the critical path?

## Solution:

Showing the steps for the dot diagram:


Figure 2: Original organization of partial products. Note that each dot represents a partial product.


Figure 3: We rearrange the partial products in order to make grouping easier.


Figure 4: The circles show the first two groups, i.e. the first stage of the tree. We have two groups of two dots each and no carries so far, so we need two half adders for the first stage. After the first stage evaluates, the generated carries will pass to the left, and appear as dots on the next dot diagram.


Figure 5: Now we can group the dots for the second stage, including the carries generated before. For every group of 3 we will use a FA, and we will use a HA for the group of 2. Again, the generated carries from each column will appear as a dot on the left column in the next diagram.


Figure 6: We keep grouping in a similar manner.


Figure 7: This is the final stage. Note that in this stage we will have a carry propagate-adder. This means that only the right-most adder will be a half adder, and all the others will be full adders (adding the two dots, plus the carry-out of the previous stage).


Figure 8: Showing this using Full Adders and Half Adders

Note that you can use a fast (carry-bypass, carry-select, etc.) type of adder for the last stage instead of the ripple-carry.

The critical path for the above diagram is shown below, and the delay is $t_{d}=t_{H A}+7 * t_{F A}$. Note that there are different implementations for this problem, so if you used e.g. a fast adder in the final stage, your critical path may be shorter.


Figure 9: The critical path

## Problem 4: Latches \& Flip-flops

Consider the latch design shown below. You may assume that the inverters are symmetrical with input capacitance C , self-loading capacitance also C and equivalent driving resistance R . The transmission gate is sized to have an equivalent resistance $R$ and parasitic capacitance $C$ on each side.


Figure 10: Dynamic Latch
a) Calculate the Clk-Q and D-Q delays as a function of R and C of this latch. In each case, show the equivalent RC circuit and explain.

## Solution:



Figure 11: Clk-Q RC model

$$
t_{c l k-q}=\ln (2)(2 R \cdot 2 C+R \cdot 2 C)=6 \ln (2) R C
$$



Figure 12: D-Q RC model

$$
t_{d-q}=\ln (2)(R \cdot 4 C+R \cdot 2 C+R \cdot 2 C)=8 \ln (2) R C
$$

b) What is the approximate setup time for this latch? Explain your answer.

## Solution:

Before the clock goes low, we want the data to have settled at the input of the second inverter.

$$
t_{\text {setup }} \approx \ln (2)(R \cdot 4 C+R \cdot C)=6 \ln (2) R C
$$



Figure 13: flip-flop
c) We build a flip-flop(figure 13) with two dynamic latches. Is the flip-flop positive-edge triggered or negative-edge triggered?

## Solution:

The flip-flop is positive-edge triggered.

