Assume $\gamma = 1$, $L = L_{\text{min}}$, and $W_n = W_n$ for all problems unless otherwise specified. Delays should be answered in units of $\text{ps}$ unless otherwise specified. Any logic gates pictured can be assumed to be static CMOS gates, as discussed in the course, unless otherwise specified. Submit your answers on Gradescope.

1 Logical Effort

Consider the following set of gates. Each gate is sized as labeled. Fill in the values below according to the unit capacitance values given in the diagram. The path we care about is from the input on the left to the output on the top branch (through the NAND gate).

![Diagram of logic gates]

- **B (branching effort)**: $\frac{9}{4}$
- **G (path logical effort)**: 1.5 (1)(1.5)
- **H (total fanout)**: 10 $\frac{30}{3}$
- **PE (path effort)**: $\frac{135}{4}$ $\frac{3}{2}$. 10. $\frac{g}{4}$
- **h1 (fanout of first stage)**: $\frac{8}{3}$
- **h2 (fanout of second stage)**: $\frac{15}{4}$
2 Minimum Delay

(a) Consider a chain of inverters starting with a unit input capacitance inverter \((C_{in} \text{ of chain is 1})\) driving a capacitive load of 125. What is the number of inverters in the chain that will minimize the delay? What is the delay in terms of \(t_{inv}\)?

Optimal number of inverters: \(4\)

Delay \((t_{inv})\): \(17.2\)

(b) Now consider a chain of 3 inverters, again starting with a unit sized inverter and driving a capacitive load of 125. There is a parasitic capacitance of 5 in between the second and third inverters. Size the \(a\) and \(b\) inverters for minimum delay.

\[
\frac{t_p}{t_{inv}} = \left(1 + \frac{a}{1}\right) + \left(1 + \frac{5+b}{a}\right) + \left(1 + \frac{125}{b}\right)
\]

\[
\frac{\partial t_p}{\partial a} = 1 - \frac{5+b}{a^2} = 0 \quad \rightarrow \quad a^2 = 5 + b
\]

\[
\frac{\partial t_p}{\partial b} = \frac{1}{b} - \frac{125}{b^2} = 0 \quad \rightarrow \quad b^2 = 125a
\]
3 Fanout-of-4

(a) A fanout-of-4 inverter is an inverter driving a capacitive load giving a fanout of 4 (e.g., driving four other inverters of the same size). The delay of a fanout-of-4 inverter is a useful quantity for a designer to know. What is the delay of a fanout-of-4 inverter in terms of $t_{inv}$?

$$t_p = t_{inv} (1 + f) = t_{inv} (1 + 4) = 5t_{inv}$$

(b) Suppose that in a given process technology, the equivalent resistance of a unit transistor has an equivalent resistance of $12k\Omega$ and the equivalent drain capacitance is $0.15fF$. What is the delay of a FO4 inverter in $ps$?

$$t_{inv} = \ln(2) \cdot 2RC = \ln(2) \cdot 2 \cdot 12k\Omega \cdot 0.15fF = 2.5ps$$

$$t_p = 5(2.5ps)$$

(b) We can similarly define other useful quantities like a fanout-of-3 NAND-2 gate.

(i) What is the delay of an FO3 NAND-2 gate in this technology?

$$t_{p,NAND} = t_{inv}(p + q + h) = (25ps)(2 + 1.5 \cdot 3)$$

(ii) What is the delay of an FO3 NAND-2 gate in terms of FO4 delays?

$$\frac{15}{12.5}$$
4 Elmore Delay

Consider the following network of an inverter and two physical wires. The wire capacitance is \( C_w = 0.2 fF/\mu m \) and the wire resistance is \( 0.2\Omega/square \). A unit transistor has an equivalent resistance of \( 12 k\Omega \) and the equivalent drain capacitance is \( 0.15 fF \). Estimate the delay of this network using Elmore delay.

\[
R_{w1} = \frac{0.2 \Omega \times 0.12 \text{mm}}{0.2 \mu \text{m}}
\]

\[
C_{w1} = \frac{0.2 fF}{\mu \text{m}} \times 0.12 \text{mm}
\]

\[
R_{w2} = \frac{0.2 \Omega \times 0.28 \text{mm}}{0.2 \mu \text{m}}
\]

\[
C_{w2} = \frac{0.2 fF}{\mu \text{m}} \times 0.28 \text{mm}
\]

Elmore Delay \( 1.4 \text{ns} \)

\[
T_p \approx \text{Reg} \left( 2C_d + C_{w1} + C_{w2} + 30 fF \right) + R_w \left( \frac{C_{w1}}{2} + C_{w2} + 30 fF \right) + R_w \left( \frac{C_{w2}}{2} + 30 fF \right)
\]

\[
\approx 12 k\Omega \left( 0.3 fF + 2 fF + 56 fF + 30 fF \right) + 120 k\Omega \left( 12 fF + 56 fF + 30 fF \right) + 280 \Omega \left( 28 fF + 30 fF \right)
\]

\[
\approx 1.4 \times 10^{-9} \text{s}
\]


5 NAND-4

Here, we will explore two different ways of designing a NAND-4 gate driving a load that is 64x the input capacitance of the NAND-4 gate (i.e. \( C_L = 64C_{in} \)).

(a) First, we can try building a single stage, unit size, four input NAND gate. We want to size the transistors to have a drive equal to a unit inverter.

(i) How would you size the PMOS transistors?  

(ii) How would you size the NMOS transistors?  

(iii) What is the logical effort of this gate?  

(iv) What is the parasitic delay of this gate?  

(v) What is the overall delay of this NAND-4 gate driving \( C_L \), in terms of number of \( t_{inv} \)?

\[
\begin{align*}
\frac{t_p}{t_{inv}} &= \frac{4 + \frac{5}{2} \cdot 64}{164 t_{inv}} \\
&= 1 \text{ ns} \\
\end{align*}
\]

(b) Here is another way to design a NAND-4 gate. The input capacitance looking into one input is \( C_{in} \) (note that the \( C_L \) is \( 64C_{in} \) like in part (a)).

(i) How would you size the NOR gate (a) for optimal delay?  

(ii) How would you size the inverter (b) for optimal delay?  

(iii) What is the total delay of this circuit in terms of \( t_{inv} \)?
6 Path Effort

Consider the following chain of gates, which starts with a unit sized inverter. Assume that the \( C_{in} \) looking into the first inverter is 2\( fF \).

![Diagram of the chain of gates]

(a) Fill in the following values and size the gates for minimum delay in terms of their input capacitance in units of \( fF \).

G: 2.25  
H: 84  
B: 168  

Path Effort: \( \sqrt[3]{1134} \times (2.25)(84)(168) \)

Size (a) NAND gate (\( fF \)): 7

Size (b) NOR gate (\( fF \)): 24.2

(b) (251 only, 151 optional) You are now allowed to add inverters to the end of the chain. How many inverters should you add to the end of the chain to give minimum delay, assuming all the gates were then sized optimally? Polarity of the output does not matter.

Number of inverters to add: 2

(c) (251 only, 151 optional) Now, suppose there is a physical wire inserted into the circuit as below. The wire capacitance is \( C_w = 0.2fF/\mu m \) and the wire resistance is 0\( \Omega/square \). Also, suppose that the drain capacitance of all transistors is now 0, \( C_d = 0 \) (gate capacitance is unaffected). Consider one parasitic inverter delay (\( t_{inv} \)) to be 1.7\( ps \). The capacitance looking into the first inverter is again 2\( fF \).
Using your gate sizes from part (a) (remember that we sized them in terms of their input capacitance), what is the total delay of this circuit in \( \text{ps} \)?

\[
R_w = \frac{0.2 \ \Omega}{0} \cdot \frac{(0.12 \text{mm})}{0.2 \mu\text{m}} = 12 \Omega
\]

\[
C_w = \frac{0.2 \text{ff}}{\mu\text{m}} \cdot 0.12 \text{mm} = 24 \text{ff}
\]

\[
C_d = 0 \rightarrow \rho = 0
\]

\[
t_{\text{inv}} = 1.7 \text{ps}
\]

\[
\begin{align*}
\tau_p & = t_{\text{inv}} \cdot \left(3 \times \frac{3\text{ff}}{3\text{ff}}\right) + t_{\text{inv}} \cdot \left(\frac{3}{2} \cdot \frac{C_w + (2)(24 \text{ff})}{7\text{ff}}\right) + \ln(2) \cdot 120 \cdot \Omega \cdot \left(\frac{C_w}{2} + (2)(24 \text{ff})\right) + t_{\text{inv}} \cdot \frac{3}{2} \cdot \frac{168 \text{ff}}{24 \text{ff}}
\end{align*}
\]

\[
\tau_p \approx 6.7 \text{ps}
\]