Problem 1: RISC-V ISA

For this part, it will be helpful to refer to the RISC-V Green Card. We will be using RV32I, the 32-bit RISC-V integer instruction format.

(a) RV32I instructions are stored in 32 bits in Instruction Memory. For the CPU Project, you will be implementing logic to decoding them. Here are some practice converting between instruction and their binary/hexadecimal encoding. Note while it is possible to do this exercise with venus or gcc, we encourage you to do this by hand to get more familiar with the instruction format.

i. What is the instruction encoded by 0x00219223?

ii. What is the instruction encoded by 0xEE151917?

iii. What is the encoding (in hexadecimal) of slt x5, x2, x3?

iv. What is the encoding (in hexadecimal) of lb x15, 8(x4)?

(b) Now let’s take a look at some of the nuances of the ISA.

i. For branch instruction bltu x2, x3, 5. if current PC is 0x40 and that value in x2 < x3, what is the PC value after the instruction is executed?

ii. There are a number of pseudo instructions in the ISA for programmer’s convenience. For example, la x1, symbol loads the address represented by symbol into the x1 register. Suppose you are writing a RV32I assembler which replaces pseudo instruction with base instruction, would addi x1, x2, symbol[11:0] work for the case symbol is 0xABC (assuming x2 stores the PC value)? Why? If not, what base instruction(s) should we use to make la x1, symbol work here?
iii. Would using addi instruction still work if the symbol is 0xEEC5151? If not, what base instruction(s) should we use to make la x1, symbol work here?

iv. (251A Only) If the symbol is 0xEEC5951, what will be the base instruction(s) for la x1, symbol? Write out the value for the immediate explicitly here. Hint: is 0xEEC5951 equivalent of adding 0xEEC5000 and 0xFFFFF951?

v. j label; jr rs1; ret are common pseudo instructions used in program control flow. What are the corresponding base instruction for them?

(c) Now let’s attempt to implement executing R type instructions in behavior verilog. For example, wire [31:0] ALU_out = a[31:0] + b[31:0]; implements the add rd, rs1, rs2 instruction, assuming that a represents value from rs1, b represents value from rs2, and ALU_out will eventually be written back to rd. For the CPU project, you will implement all the R type instruction functionality in the ALU.

i. Implement bitwise xor xor rd, rs1, rs2.
   wire[31:0] ALU_out = ________________________________;

ii. Implement logical left shift sll rd, rs1, rs2.
   Hint: How many bits of rs2 do we care about?
   wire[31:0] ALU_out = ________________________________;

iii. Implement logical right shift srl rd, rs1, rs2.
   Hint: Is this sign extended or zero-extended? Remember in verilog, $signed denote whether to treat a number as signed or not
   wire[31:0] ALU_out = ________________________________;

iv. Implement arithmetic right shift sra rd, rs1, rs2.
   Hint: Is this sign extended or zero-extended? Remember in verilog, $signed denote whether to treat a number as signed or not
   wire[31:0] ALU_out = ________________________________;
Problem 2: Single Cycle Datapath

The diagram here shows an implementation of single-cycle RV32I datapath.

(a) Fill in the control signals when executing the following instructions. Use * to denote don’t care.

<table>
<thead>
<tr>
<th>Instruction</th>
<th>PCSel</th>
<th>ImmSel</th>
<th>RegWEn</th>
<th>Asel</th>
<th>BSel</th>
<th>ALUSel</th>
<th>MemRW</th>
<th>WBSel</th>
</tr>
</thead>
<tbody>
<tr>
<td>add rd, rs1, rs2</td>
<td>0</td>
<td>*</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>ADD</td>
<td>READ</td>
<td>1</td>
</tr>
<tr>
<td>ori rd rs1 imm</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>beq rs1 rs2 label (taken)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>jalr rd rs1 imm</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>lhu rd imm(rs1)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>sb rs2 imm(rs1)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>auipc rd imm</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
(b) Suppose we want to add support for the following instruction that describes: \( PC = rs2 + M[rs1+imm] \). How might we modify our datapath to realize that? It might be helpful to draw it out.

(c) (251A Only) Can our datapath be modified to support CISC-style instruction that performs \( M[rd] = M[rs1] + M[rs2] \)? Or would it be better to break it down into smaller RISC instruction(s) and how would you do it? Justify your answer.