

# EECS 151/251A

## SP2022 Discussion 10

---

GSI: DIMA NIKIFOROV, YIKUAN CHEN

# Agenda

---

- Latches
- Flip-Flops
- SRAMs


# Latches

# Latch Timing


- A positive latch is **transparent** ( $q = d$ ) when the **clock is high** and **opaque** ( $q = d$ , sampled at negedge clock) when the **clock is low**

$t_{d \rightarrow q}$ : delay from d to q when the latch is transparent


$t_{clk \rightarrow q}$ : delay from the rising clock edge to d propagating to q




# Latch Circuits



'Feedback-breaking' latch  
Transparent high



'State-forcing' latch  
Transparent low



SR latch  
Common interview question

S	R	Q	$\bar{Q}$
0	0	latch	latch
0	1	0	1
1	0	1	0
1	1	<del>0</del>	<del>0</del>


*undef.*

# Building a Flip-Flop from Latches

- Clock pulsed latch
  - Latch becomes transparent for the pulse duration only, then holds data
  - Not common anymore, sometimes used in high performance circuits
  - Positive hold time


## Pair of latches – edge triggered (posedge clk!!!)

- Commonly used technique
- L2 holds output data stable when clock is high.
- Negative hold time



# Flip-Flops

# Hold, Setup, clk->q Time




- This is a negative edge flip-flop as drawn
- We'll consider the positive edge case

- Setup time: data must be stable **before the clock edge**
  - Violations can be avoided (how?)
- Clk-to-q time: delay from a clock edge to  $q = d$ 
  - Essentially the delay of 1 latch




# Path Timing Constraints

- Setup constraint:  $T_{\text{clk}} > t_{\text{clk} \rightarrow \text{q}} + t_{\text{logic,max}} + t_{\text{setup}}$ 
  - The clock period must be greater than the delay of the critical path
- Hold constraint:  $t_{\text{hold}} < t_{\text{clk} \rightarrow \text{q}} + t_{\text{logic,min}}$ 
  - The minimum logic delay must be greater than the hold time




# False Paths

- Be careful about finding the critical path by statically adding up delays
- Some paths may not be exercised based on logic expressions
- Here, the critical path is not 400ns. What is it?



# Clock Skew


- Skew: the **deterministic clock arrival time difference** between 2 flops
  - 2 flops referred to as launching & receiving
  - Positive = clock to receiving arrives **later** than to launching
  - Negative = clock to receiving arrives **earlier** than to launching



- New timing equations:



$$t_{setup} < T_{clk} - t_{cq} - t_{logic} + t_{skew}$$

- Setup:  $T_{clk} > t_{clk \rightarrow q} + t_{logic,max} + (t_{setup} - t_{skew})$ 
  - Positive skew can improve clock frequency
  - Negative skew hurts setup margin
- Hold:  $t_{hold} + t_{skew} < t_{clk \rightarrow q} + t_{logic,min}$ 
  - Skew effect is opposite from setup





# Clock Jitter


- Jitter is the **non-deterministic** difference in clock arrival times
  - Types: period & cycle-to-cycle
  - Can be treated like skew in timing calculations
  - Assume worst case jitter in the unfavorable direction for timing calculation
  - Lump jitter of both the launching and receiving FFs into an equivalent skew




# SRAMs



# SRAM Structure:




# SRAM: Basic Static Memory Component:






## SRAM: How to Write?




- **Challenge:** How do you overpower the feedback loop?
- **Challenge:** Writing 0 vs writing 1?

# SRAM: How to Write?




- **Challenge:** How do you overpower the feedback loop?
- **Challenge:** Writing 0 vs writing 1?

# 6T SRAM Cell





# 6T SRAM Operation


Write



Hold



Read




# 6T SRAM Cell Sizing

- Read Sizing:

$$M_{6,5} < M_{3,1}$$

- Write Sizing:

$$M_{6,5} \gg M_{2,4}$$





# Questions?