EECS 151/251A SP2022 Discussion 10

GSI: DIMA NIKIFOROV, YIKUAN CHEN


Agenda

- Latches
- Flip-Flops
- SRAMs




Latch Timing

- A positive latch is **transparent** (q = d) when the **clock is high** and **opaque** (q = d, sampled at negedge clock) when the **clock is low**
- $t_{d->q}$: delay from d to q when the latch is transparent
- $t_{clk->q}$: delay from the rising clock edge to d propagating to q



Latch Circuits




'Feedback-breaking' latch Transparent high 'State-forcing' latchSR latchTransparent lowCommon interview question


Building a Flip-Flop from Latches

- Clock pulsed latch
 - Latch becomes transparent for the pulse duration only, then holds data
 - Not common anymore, sometimes used in high performance circuits
 - Positive hold time

Pair of latches – edge triggered (posedge clk!!!)


- Commonly used technique
- L2 holds output data stable when clock is high.
- Negative hold time





Flip-Flops

Hold, Setup, clk->q Time




- This is a negative edge flip-flop as drawn
- We'll consider the positive edge case

- secup une: data must be stable before the clock
 edge
- Violations can be avoided (how?)
- •Clk-to-q time: delay from a clock edge to q = d
- Essentially the delay of 1 latch


Path Timing Constraints

- Setup constraint: $T_{clk} > t_{clk->q} + t_{logic,max} + t_{setup}$
 - The clock period must be greater than the delay of the critical path
- Hold constraint: $t_{hold} < t_{clk->q} + t_{logic,min}$
 - The minimum logic delay must be greater than the hold time




False Paths


- Be careful about finding the critical path by statically adding up delays
- Some paths may not be exercised based on logic expressions
- Here, the critical path is not 400ns. What is it?



Clock Skew

- Skew: the **deterministic clock arrival time difference** between 2 flops
 - 2 flops referred to as launching & receiving
 - Positive = clock to receiving arrives later than to launching
 - Negative = clock to receiving arrives earlier than to launching
- New timing equations:
 - Setup: $T_{clk} > t_{clk->q} + t_{logic,max} + t_{setup} t_{skew}$
 - Positive skew can improve clock frequency
 - Negative skew hurts setup margin
 - O Hold: t + t < t + t < t + t hold skew effect is opposite from setup






These buffers help meeting hold but hurt setup


Clock Jitter

- Jitter is the **non-deterministic** difference in clock arrival times
 - Types: period & cycle-to-cycle
 - Can be treated like skew in timing calculations
 - Assume worst case jitter in the unfavorable direction for timing calculation
 - Lump jitter of both the launching and receiving FFs into an equivalent skew







SRAM Structure:




SRAM Structure:



SRAM: Basic Static Memory Component:




SRAM: How to Write?




- **Challenge:** How do you overpower the feedback loop?
- **Challenge:** Writing 0 vs writing 1?

SRAM: How to Write?





- **Challenge:** How do you overpower the feedback loop?
- **Challenge:** Writing 0 vs writing 1?

6T SRAM Cell




6T SRAM Operation






Read




6T SRAM Cell Sizing

• Read Sizing:

• Write Sizing:



Dual Port SRAM Modifications: 1 Read 1 Write



Questions?