Problem 1: Dennard Scaling

Assuming ideal Dennard scaling, you have previously designed a microprocessor that runs at 5GHz but dissipates 55W. In the next technology node, with features that are scaled by 0.6x, what will be the power and performance of your microprocessor?

Circuit delay reduces by 40% (0.6x), voltage reduces by 40% to maintain electric field (0.6x), f increases by 67% (1/0.6), C reduces by 40% (0.6). Power is proportional to \( CV_{dd}^2f \) so the new power is \( 55W \times 0.6 \times 0.6^2 \times 1/0.6 = 19.8W \)

Power ___19.8W____
Performance ___8.33_____

Problem 2: Power/energy

- If you have a biomedical sensor interface to monitor a signal long term with on-chip processing where the chip is in contact with human skin and powered by a battery, what could be a primary concern for
  - Power consumption

    ______ (heat/burn/too hot on skin)

  - Energy consumption

    ______ (battery life)

- If the sensor dissipates 200mW and you expect it to have 6 hours of battery life, how much energy in Joules must the battery hold at full charge?

    ___________ (1.2 watt-hours = 4320J)

- The user removes the sensor to charge it while they sleep. It can take 8 hours to recharge, how much power should the charger be able to supply to make this possible?
Problem 3: Boolean Algebra

Consider the given circuit. All inputs (A, B, C0, C1, C2, C3) must be either 0 or 1. What must C0, C1, C2, and C3 be such that the circuit computes the function XNOR (A, B)?

C0: _____ (1)
C1: _____ (0)
C2: _____ (1)
Problem 4: Avoid unintentional latch synthesis

For each of the following Verilog modules, which variables will generate latches? If none, write none.

- ```
   input [1:0] a;
   input b, c;
   reg x, y;
   always @(*) begin
     y = b;
     case (a)
       2'b00 : x=b;
       2'b01 : x=c;
       2'b11 : y=b & c;
       2'b10 : y=b | c;
     endcase
   end
   ```

   ______ (x)
```
Problem 5: Find the Verilog error

Find the line which has the Verilog error and rewrite it correctly
module mux_4to1 ( 
    input a, b, c, d, 
    input [1:0] sel, 
    output reg out 
); 
    always @(sel) begin 
        case (sel) 
            2'b00 : out = a; 
            2'b01 : out = b; 
            2'b10 : out = c; 
            2'b11 : out = d; 
        endcase 
    end 
endmodule