Problem 1: The principle, Datapath

The figure below shows a single-cycle datapath supporting a subset of the RV32I instruction set.

Part a) In order to support the following proposed instruction, new hardware are required to be added to the datapath. Draw the updated diagram to support the following instructions.

- add rd, rs1, rs2, rs3 (operation: rd = rs1 + rs2 + rs3)
• swadd rs1, rs2, imm (operation: $M[rs1] = rs2 + \text{imm}$)

• lwadd rd, rs2, rs1, imm (operation: $rd = rs2 + M[rs1 + \text{imm}]$)
Part b) Suppose you want the design to also support B-type instructions. Modify the datapath above to support branches, including additional logic and control signals.
**Part c)** Consider in the provided datapath, supporting $I$-type and $S$-type instructions. In the table below, fill in the control signals for the given instructions. $\text{ImmSel}$ takes the values $R$, $I$, and $S$ for the instruction type, and $\text{ALUSel}$ takes the ALU operation.

<table>
<thead>
<tr>
<th>Instruction</th>
<th>ImmSel</th>
<th>RegWEn</th>
<th>Bsel</th>
<th>ALUSel</th>
<th>MemRW</th>
<th>WBsel</th>
</tr>
</thead>
<tbody>
<tr>
<td>$\text{add x3, x2, x1}$</td>
<td>*</td>
<td>1</td>
<td>0</td>
<td>ADD</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>$\text{xori x5, x1, 5}$</td>
<td>I</td>
<td>1</td>
<td>1</td>
<td>XOR</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>$\text{lw x2, 4(x2)}$</td>
<td>I</td>
<td>1</td>
<td>1</td>
<td>ADD</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>$\text{sw x3, 8(x10)}$</td>
<td>S</td>
<td>0</td>
<td>1</td>
<td>ADD</td>
<td>1</td>
<td>*</td>
</tr>
<tr>
<td>$\text{srli x1, x2, 3}$</td>
<td>I</td>
<td>1</td>
<td>1</td>
<td>$&gt;&gt;$</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>
Problem 2: Make it efficient, Pipelining

The diagram below shows 5 stage processor operating in single-cycle without pipelining, and multiple cycles with pipelining. Assume *Fetch Instruction* takes 250ps, *Decode/Read Reg* takes 150ps, *Execute/ALU* takes 200ps, *Memory Read/Write* takes 250ps and *WriteReg* takes 100ps. Plus, assume no performance overhead is introduced due to pipelining registers.

**Part a)** What are the minimum required clock period for single-cycle and pipelined implementation?

Answer: For the single-cycle CPU, the minimum clock period is simply the sum of the delays through all five sub-components

\[
t_{clk} \geq 250\text{ps} + 150\text{ps} + 200\text{ps} + 250\text{ps} + 100\text{ps} = 950\text{ps}
\]  

(1)

The minimum clock period of the pipeline CPU is simply the longest individual stage delay. In this case, there is a tie between *FetchInstruction* and *MemoryRead/Write*, so the minimum clock period is 250ps.

\[
t_{clk} \geq \text{max}(250\text{ps}, 150\text{ps}, 200\text{ps}, 250p, 100ps) = 250\text{ps}
\]

(2)

**Part b)** We have a program of 2000 instructions running on each processor. What is the total time required if you run the program on the single-cycle processor? How about the pipelined processor?
Answer: Since the single-cycle CPU takes exactly one clock cycle per instruction, the total amount of time taken (for the fastest clock rate) becomes $950\,\text{ps} \cdot 2000 = 1900\,\text{ns}$. Thus, the program completes in $1900\,\text{ns}$ on the single-cycle CPU.

For the five-stage pipelined CPU, the first instruction takes 5 clock cycles to finish, as the CPU has a longer latency than with a single-cycle implementation. However, one new instruction completes every cycle after that. This CPU then takes 2004 cycles to complete the program starting from an idle state. Thus, the total time becomes $250\,\text{ps} \cdot 2004 = 501\,\text{ns}$.

**Part c)** A student redesigned the ALU, so now *Execute* only takes 120ps. Repeat Part a and b.

Answer: For the single-cycle CPU, shortening the latency of any sub-stage influences the maximum clock rate. If *Execute/ALU* takes only 120ps, the overall clock period would drop.

$$t_{\text{clk}} \geq 250\,\text{ps} + 150\,\text{ps} + 120\,\text{ps} + 250\,\text{ps} + 100\,\text{ps} = 870\,\text{ps}$$

(3)

This would shorten the execution time of the above program to $2000 \cdot 900\,\text{ps} (1800\,\text{ns})$ on the single-cycle CPU.

However, for the five-stage pipelined CPU, the minimum clock period is the maximum delay of any stage, neglecting the effects of pipelining registers.

$$t_{\text{clk}} \geq \max(250\,\text{ps}, 150\,\text{ps}, 120\,\text{ps}, 250\,\text{ps}, 100\,\text{ps}) = 250\,\text{ps}$$

(4)

Since the minimum clock period does not change, the time required for the pipelined CPU complete the program is still $501\,\text{ns}$. 
Problem 3: Ooops... Hazard

Let’s say we have a simple 3 stage in-order pipelined processor with the following stages:

- Instruction Fetch: Read from IMEM, Decode instruction, Read Regfile
- Execute: Branch comparison, ALU operation
- Writeback: DMEM access, Writeback Regfile

Registers are read in the first stage and are written to in the third stage. Writes to registers occur at the end of a cycle while reads occur at the start.

Part a) Assume there is no data forwarding. How many cycles will the following assembly take to execute? Show how you derived the result.

sub x0, x1, x2
add x2, x3, x4
slt x2, x3, x4
or x3, x2, x0
and x4, x1, x0
xor x2, x1, x4
sub x1, x2, x0

Answer:

<table>
<thead>
<tr>
<th>Cycle</th>
<th>IF</th>
<th>EX</th>
<th>WB</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>sub</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>2</td>
<td>add</td>
<td>sub</td>
<td>-</td>
</tr>
<tr>
<td>3</td>
<td>slt</td>
<td>add</td>
<td>sub</td>
</tr>
<tr>
<td>4</td>
<td>or</td>
<td>slt</td>
<td>add</td>
</tr>
<tr>
<td>5</td>
<td>or</td>
<td>-</td>
<td>slt</td>
</tr>
<tr>
<td>6</td>
<td>or</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>7</td>
<td>and</td>
<td>or</td>
<td>-</td>
</tr>
<tr>
<td>8</td>
<td>xor</td>
<td>and</td>
<td>or</td>
</tr>
<tr>
<td>9</td>
<td>xor</td>
<td>-</td>
<td>and</td>
</tr>
<tr>
<td>10</td>
<td>xor</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>11</td>
<td>sub</td>
<td>xor</td>
<td>-</td>
</tr>
<tr>
<td>12</td>
<td>sub</td>
<td>-</td>
<td>xor</td>
</tr>
<tr>
<td>13</td>
<td>sub</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>14</td>
<td>-</td>
<td>sub</td>
<td>-</td>
</tr>
<tr>
<td>15</td>
<td>-</td>
<td>-</td>
<td>sub</td>
</tr>
</tbody>
</table>

Thus, it takes 15 cycles.
**Part b)** What is the CPI of this processor for this block of code?

Answer:

\[
CPI = \frac{15 \text{ cycles}}{7 \text{ instructions}} = 2.14
\]  

(5)

**Part c)** Assume that we have ALU to ALU forwarding. Repeat part a and part b.

Answer: 9 cycles, since we have no pipeline bubbles with ALU to ALU forwarding. Thus, the CPI would be \( \frac{9}{7} = 1.29 \).
Problem 4: Have more fun with Verilog

You are given the simple assembly code below, and it runs with 5 stage pipeline.

Part a) Following shows Verilog code for an incomplete ALU.

```verilog
wire signed [31:0] in1s, in2s;
assign in1s = in1;
assign in2s = in2;
always @(*) begin
    case (ALUSel)
        ADD:     alu = in1 + in2;
        SUB:     alu = in1 - in2;
        SHIFT_LEFT:    alu = in1 << in2[4:0];
        LESS_THAN_S:   alu = (in1s < in2s) ? 32'b1 : 32'b0;
        SHIFT_RIGHT:   alu = in1 >> in2[4:0];
        OR:         alu = in1 | in2;
        AND:        alu = in1 & in2;
        PASS:       alu = in2;
    endcase
end
```

Select all instructions below that are supported by the given datapath diagram and the given ALU module. Also, edit the Verilog code to support the selected instructions.

- LUI rd, imm Yes
- AUIPC rd, imm Yes
- BLT rs1, rs2, imm Yes
• SRA rd, rs1, rs2 No
• SRL rd, rs1, rs2 Yes
• SLT rd, rs1, rs2 Yes
• SLTU rd, rs1, rs2 No
• LW rd, rs1, imm Yes

For SRA, you need to add this:

```verilog
SHIFT_RIGHT_ARITH: alu = in1 >>> in2[4:0]
```

For SLTU, you need to add this:

```verilog
LESS_THAN_UNS: alu = (in1 < in2) ? 32'b1 : 32'b0
```

**Part b)** To improve the performance, forwarding is implemented, such that the input to ALU can be from the Memory stage. In Verilog, design the control circuit coordinating the forwarding.

- RegWriteMEM: Control signal whether a register is written in the MEM stage
- WriteRegMEM: Destination register for the instruction in the MEM stage
- Rs1, Rs2: Value of rs1, rs2 from the instructions in the EX stage
- FwdA, FwdB: Forwarding control signals for each operand

```verilog
module Forward(
    input RegWriteMEM,
    input [4:0] WriteRegMEM,
    input [4:0] Rs1,
    input [4:0] Rs2,
    output FwdA,
    output FwdB
);
    wire MatchA, MatchB;
    assign MatchA = (Rs1 == WriteRegM);
    assign MatchB = (Rs2 == WriteRegM);

    assign FwdA = (RegWriteM) ? MatchA : 1'b0;
    assign FwdB = (RegWriteM) ? MatchB : 1'b0;
endmodule
```