1. Series Resonant Circuit (Hambley Example 6.5)

Consider the following series resonant circuit.

(a) **Compute the resonant frequency, the bandwidth, and the half-power frequencies. Solution:** First, we can solve for the resonant frequency using the formula:

$$
f_0 = \frac{1}{2\pi\sqrt{LC}} = \frac{1}{2\pi\sqrt{0.1592 \times 0.1592 \times 10^{-6}}} = 1000 \,\text{Hz}
$$
 (1)

Next, we will solve for the bandwidth which is given by the following:

$$
B = \frac{f_0}{Q_s} \tag{2}
$$

$$
=\frac{f_0}{\frac{2\pi f_0 L}{R}}\tag{3}
$$

$$
=\frac{R}{2\pi L}\tag{4}
$$

$$
=\frac{100}{2\pi 0.1592} \tag{5}
$$

$$
=100\,\mathrm{Hz}\tag{6}
$$

We will approximate the half-power frequencies as shown below:

$$
f_H \cong f_0 + \frac{B}{2} = 1000 + \frac{100}{2} = 1050 \,\text{Hz}
$$
 (7)

$$
f_L \approx f_0 - \frac{B}{2} = 1000 - \frac{100}{2} = 950 \,\text{Hz}
$$
 (8)

(b) Assuming that the frequency of the source is the same as the resonant frequency, **find the phasor voltages across the elements**

Solution: Let's start by calculating the impedances of the inductance and the capacitance at resonance:

$$
Z_L = j2\pi f_0 L \tag{9}
$$

$$
= j2\pi \times 1000 \times 0.1592 \tag{10}
$$

$$
=j1000\,\Omega\tag{11}
$$

$$
Z_C = -j\frac{1}{2\pi f_0 C} \tag{12}
$$

$$
= -j \frac{1}{2\pi \times 1000 \times 0.1592 \times 10^{-6}}
$$
 (13)

$$
= -j1000 \,\Omega \tag{14}
$$

As we expected, the reactances are equal in magnitude at the resonant frequency. The total impedance of the circuit is:

$$
Z_s = R + Z_L + Z_C = 100 + j1000 - j1000 = 100 \Omega
$$
\n(15)

Now, calculating the phasor current we have:

$$
\mathbf{I} = \frac{\mathbf{V_s}}{Z_s} = \frac{1\angle 0^{\circ}}{100} = 0.01\angle 0^{\circ}
$$
 (16)

The voltages across the elements are:

$$
V_R = RI = 100 \times 0.01 \angle 0^{\circ} = 1 \angle 0^{\circ}
$$
 (17)

$$
\mathbf{V}_{\mathbf{L}} = Z_{L}\mathbf{I} = j1000 \times 0.01 \angle 0^{\circ} = 10 \angle 90^{\circ}
$$
 (18)

$$
V_C = Z_C I = -j1000 \times 0.01 \angle 0^{\circ} = 10 \angle -90^{\circ}
$$
 (19)

(c) **Sketch the phasors from part (b).**

Solution:

© UCB EECS 16B, Fall 2022. All Rights Reserved. This may not be publicly shared without explicit permission. 3

2. (PRACTICE) Parallel Resonant Circuit (Hambley Example 6.6)

Find the *L* and *C* values for a parallel resonant circuit that has $R = 10 \text{ k}\Omega$, $f_0 = 1 \text{ MHz}$, and $B =$ 100 kHz. You are also told that $I = 10^{-3} \angle 0^{\circ}$ A.

Figure 2: Parallel Resonant Circuit

(a) **Calculate the current phasors through each of the elements at resonance.**

Solution: First, we compute the quality factor of the circuit.

$$
Q_p = \frac{f_0}{B} = \frac{10^6}{10^5} = 10\tag{20}
$$

Using the equation:

$$
Q_p = \frac{R}{2\pi f_0 L} \tag{21}
$$

and rearranging, we can solve for inductance:

$$
L = \frac{R}{2\pi f_0 Q_p} = \frac{10^4}{2\pi \times 10^6 \times 10} = 159.2 \,\mu\text{H}
$$
\n(22)

Similarly, rearranging the equation:

$$
Q_p = 2\pi f_0 C R \tag{23}
$$

we can solve for *C*:

$$
C = \frac{Q_p}{2\pi f_0 R} = \frac{10}{2\pi \times 10^6 \times 10^4} = 159.2 \,\mathrm{pF}
$$
 (24)

At resonance, the voltage is given by:

$$
V_{\text{out}} = IR = \left(10^{-3} \angle 0^{\circ}\right) \times 10^{4} = 10 \angle 0^{\circ} \text{ V}
$$
 (25)

and currents can be solved using the impedances:

$$
I_R = \frac{V_{out}}{R} = \frac{10\angle 0^{\circ}}{10^4} = 10^{-3}\angle 0^{\circ} A
$$
 (26)

$$
I_{L} = \frac{V_{out}}{j2\pi f_{0}L} = \frac{10\angle 0^{\circ}}{j10^{3}} = 10^{-2}\angle -90^{\circ} A
$$
 (27)

$$
I_C = \frac{V_{out}}{\frac{-j}{2\pi f_0 C}} = \frac{10\angle 0^{\circ}}{-j10^3} = 10^{-2} \angle 90^{\circ} A
$$
 (28)

(b) **Draw a phasor diagram for the current phasors calculated in part (a). Solution:**

3. Introducing the Transistor Switch Model

As seen in lecture, we can model the behavior of a transistor with a capacitor and resistor. In this model, the gate capacitances C_{GN} and C_{GP} represent the lumped physical capacitance present on the gate node of all transistor devices. This capacitance is important as it determines the delay of a transistor logic chain.

(a) NMOS Resistor-switch-capacitor model

In the configuration below, you have two CMOS inverters made from NMOS and PMOS devices. The two inverters are connected in series, with the output of the first inverter driving the input of the second inverter (Figure [4\)](#page-5-0).

Both NMOS and PMOS devices have an "on resistance" of $R_{\text{on, N}} = R_{\text{on, P}} = 1 \text{ k}\Omega$, and each has a gate capacitance (input capacitance) of $C_{GN} = C_{GP} = 1$ fF (fF = femto-Farads = 1×10^{-15} F).

We assume the "off resistance" (the resistance when the transistor is off) is infinite (i.e., the transistor acts as an open circuit when off). The supply voltage V_{DD} is 1V.

Figure 4: CMOS Inverter chain

If we redraw our CMOS inverter chain with the transistor resistor-switch models provided in Figure [3a](#page-5-1) and Figure [3b,](#page-5-1) we get the following circuit:

Figure 5: CMOS Inverter Chain w/ Transistor Resistor-switch model

(a) Assume the input to the first inverter has been low ($V_{in} = 0$ V) for a long time, and then switches at time $t = 0$ to high ($V_{\text{in}} = V_{\text{DD}}$).

Draw an RC circuit for the output voltage of the first inverter $(V_{\text{out, 1}})$ for time $t \geq 0$.

(HINT: Don't forget that the second inverter is "loading" the output of the first inverter — you need to think about both of them.)

Solution: To analyze this circuit as an RC circuit we can recall the transistor switch model. Using this we can see that the first inverter's output appears as a resistor connected to *V*_{DD} when the input is low (NMOS off, PMOS on), or a resistor connected to ground when the input turns high (NMOS on, PMOS off).

Before $t = 0$, the input to the first inverter was low for a long time. This means that for $t < 0$, the output of the inverter $(V_{out, 1})$ had been held at V_{DD} for a long time.

At $t = 0$, the input goes high, which means that the input inverter's NMOS device turns on, connecting $V_{\text{out, 1}}$ to ground through a resistance of R_{on} .

The second inverter "loads" the output of the first inverter. From the notes in the problem, we can model the gates of the transistors as capacitors. These gates together form our capacitive load. The gate of the PMOS acts as a capacitor to *V*_{DD} and the gate of the NMOS acts as a capacitor to ground.

Using this we can draw the following RC circuit:

Figure 6: First inverter output at 0

(b) **Using the RC circuit from part (a), write a differential equation describing the output voltage of the first inverter (** $V_{\text{out, 1}}$ **) for time** $t \geq 0$ **.**

Solution: To get the differential equation describing the output of the first inverter at time $t \geq 0$ let us first think about the behavior of the circuit at and after $t = 0$.

Before $t = 0$ we know that the output $V_{\text{out, 1}} = V_{\text{DD}}$. This means that C_{GN} is charged, while C_{GP} is not as there is no voltage difference across it.

At *t* = 0, when the input to the first inverter changes (input switches to high), the NMOS will turn on, discharging the *V*out, 1 node. Thus *V*out, 1 will eventually discharge to zero in steady state.

We know the voltage across C_{GP} is $V_{out, 1}(t) - V_{DD}$ and the voltage across C_{GN} is $V_{out, 1}(t)$. Using this information we can set up a differential equation to solve for $V_{\text{out}}(t)$.

Writing the expressions for the three branch currents yields:

$$
I_{C_{\rm GP}} = C_{\rm GP} \frac{\mathrm{d}}{\mathrm{d}t} (V_{\rm out, 1}(t) - V_{\rm DD}) \tag{29}
$$

$$
I_{C_{\text{GN}}} = C_{\text{GN}} \frac{d}{dt} V_{\text{out, 1}}(t)
$$
\n(30)

$$
I_{R_{\text{on, N}}} = \frac{V_{\text{out, 1}}(t)}{R_{\text{on, N}}}
$$
(31)

Writing KCL at the single node yields:

$$
I_{C_{\rm GP}} + I_{C_{\rm GN}} + I_{R_{\rm on, N}} = 0
$$
\n(32)

in other words:

$$
I_{\text{C}_{\text{GP}}} + I_{\text{C}_{\text{GN}}} = -I_{R_{\text{on, N}}}
$$
\n
$$
\tag{33}
$$

Expanding the branch currents with their expressions:

$$
C_{\rm GP} \frac{d}{dt} (V_{\rm out, 1}(t) - V_{\rm DD}) + C_{\rm GN} \frac{d}{dt} V_{\rm out, 1}(t) = -\frac{V_{\rm out, 1}(t)}{R_{\rm on, N}}
$$
(34)

© UCB EECS 16B, Fall 2022. All Rights Reserved. This may not be publicly shared without explicit permission. 8

$$
C_{GP} \frac{d}{dt} V_{out, 1}(t) + C_{GN} \frac{d}{dt} V_{out, 1}(t) = -\frac{V_{out, 1}(t)}{R_{on, N}}
$$
(35)

$$
(C_{\rm GP} + C_{\rm GN})\frac{d}{dt}V_{\rm out, 1}(t) = -\frac{V_{\rm out, 1}(t)}{R_{\rm on, N}}
$$
(36)

Re-writing as a first-order differential equation for $V_{\text{out, 1}}$ yields:

$$
\frac{d}{dt}V_{\text{out, 1}}(t) = -\frac{V_{\text{out, 1}}(t)}{R_{\text{on, N}}(C_{\text{GP}} + C_{\text{GN}})}
$$
(37)

Contributors:

- Kris Pister.
- Regina Eckert.
- Sidney Buchbinder.
- Ayan Biswas.
- Gaoyue Zhou.
- Wahid Rahman.
- Oliver Yu.