An Overview of SystemVerilog for Design and Verification

Vighnesh Iyer, EECS 251B

Intention of this Lecture

- We use Chisel for all RTL written at Berkeley
 - Why bother with SystemVerilog?
- SystemVerilog is the de-facto industry standard
 - SV/UVM is used for (nearly) all industry verification
 - \circ \quad You will be asked about it in interviews
- Understand basic dynamic verification concepts
- Understand existing SystemVerilog code
- Inspire extensions to HDLs

SystemVerilog (SV) is an IEEE Standard 1800 https://standards.ieee.org/project/1800.html

Universal Verification Methodology (UVM) is a standard maintained by Accellera https://www.accellera.org/downloads/standards/uvm

What is SystemVerilog IEEE 1800 standard A massive extension of Verilog with new constructs for design and verification New data types (for RTL and testbenches) OOP support Constrained random API Specification language Coverage specification API Fixing warts in Verilog Synthesis - simulation mismatch Verilog was initially developed as a simulation language; synthesis emerged later

SystemVerilog for Design









be used as a net type. Add **semantic meaning** to constants.

More on Enums

• Common to use enums for attaching semantic strings to values

```
typedef enum logic {
    READ, WRITE
    } mem_op_t;

modul e memory (
    input [4:0] addr,
    input mem_op_t op,
    input [31:0] din,
    output logic [31:0] dout
    );

Note that input/output net types are by default 'wire', you can override them as
logic
```

















Unique Sometimes we want to make sure synthesis infers parallel logic vs priority mux The 'unique' keyword applied to a 'if' or 'case' statement Adds simulation assertions to make sure only one branch condition is true Tells synthesis tools to operate under that assumption Legacy: 'synopsys parallel_case full_case' al ways_comb begin unique if (x == 2 b10) a = ____; else a = ____; else a = ____; end

```
Packages / Namespacing

    Verilog has a global namespace

      • Often naming conflicts in large projects
         `include is hacky and requires `ifdef guards
      0
     SystemVerilog allows you to encapsulate constructs in a package
          modules, functions, structs, typedefs, classes
       0
package my_pkg;
    typedef enum logic [1:0] { STATE[4] } state_t;
                                                         import my_pkg::*;
   function show_vals();
       state_t s = STATEO;
                                                         module ex (input clk);
       for (int i = 0; i < s. num; i = i + 1) begin
                                                             state_t s;
                                                             always_ff @(posedge clk) begin
           $di spl ay(s. name());
           s = s.next();
                                                                 S <= STATEO;
       end
                                                             end
   endfunction
                                                         endmodul e
endpackage
```

SystemVerilog for Verification

Overview

- The SystemVerilog spec for verification is massive
 - We can't cover everything in one lecture
- New data structures for writing testbenches
 Parity with PHP
- OOP
- SystemVerilog Assertions
- Coverage API
- Constrained random

New Data Types

- bit, shortint, int, longint
 - 2-state types
- string
 - \circ $\;$ Now natively supported, some helper methods are defined on string (e.g. substr)

21

Queues

- Similar to lists in Scala and Python
 - Useful for hardware modeling (FIFO, stack) process transactions sequentially

bit [3:0] data [\$]; // a queue of 4-bit elements bit [3:0] data [\$] = '{1, 2, 3, 4}; // initialized queue data[0] // first element data[\$] // last element data.insert(1) // append element data[1: \$] // queue slice excluding first element x = data.pop_front() // pops first element of queue and returns it data = {} // clear the queue

23

Similar to Python dicts or Scala Maps Can be used to model a CAM or lookup testbench component settings int fruits [string]; fruits = {{apple!}; fruits[apple]; fruits(apple]; fruits.exists(]emon]); fruits.delete("orange")





More OOP

- You can extend a class as usual
 - o class ALUMessage extends Message
 - o call .super() to access superclass functions
 - Polymorphic dynamic dispatch works as usual
- You can declare classes and functions 'virtual'
 - Forces subclasses to provide an implementation
 - Prevents instantiation of abstract parent class
- Class members can be declared 'static'
 - The member is shared among all class instances
 - OOP constructs are used to:
 - Model transactions
 - Model hardware components (hierarchically and compositionally)



• Classes can have parameters, just like modules They can be ints, strings, or types Parameters concretize the class prototype; constructor binds each class member Can't define type bounds on T class FIF0 #(type T = int, int entries = 8); T i tems [entries]; int ptr; function void push(T entry); function T pull();

SystemVerilog Assertions (SVA)

SystemVerilog Assertions (SVA) • The most complex component of SystemVerilog • Entire books written on just this topic SVA: a temporal property specification language • Allows you to formally specify expected behavior of RTL • You are already familiar with 'assert' (so-called 'immediate assertions') module testbench(); dut d (.addr, .dout); • But how do I express properties that involve the uArch of the RTL? initial begin addr = 'h40;• Can I express these properties (e.g. req-ack) assert (dout == 'hDEADBEEF); in a concise way? end endmodul e

Concurrent Assertions
 Concurrent assertions are constantly monitored by the RTL simulator Often embedded in the DUT RTL or an interface
<pre>module cpu(); assert property @(posedge clk) mem_addr[1:0] != 2'd0 && load_word -> unaligned_load assert property @(posedge clk) opcode == 0 -> take_exception assert property @(posedge clk) mem_stall => \$stable(pc) endmodule</pre>
 Properties are evaluated on a clock edge ->: same-cycle implication =>: next-cycle implication These properties can also be formally verified



System Functions You can call a system function in an SVA expression to simplify checking historical properties \$stable(x): indicates if x was unchanged from the previous clock cycle \$rose(x) \$fell(x) \$past(x): gives you the value of x from 1 cycle ago rs1_mem == \$past(rs1_ex)







Coverage APIs

Coverage

- You're probably familiar with software coverage tools
 - Track if a line of source code is hit by the unit tests
- Coverage is used to measure the thoroughness of the test suite
 - Are all the interesting cases in the code exercised?
- RTL coverage comes in two forms
 - Structural coverage: line, toggle, condition
 - Functional coverage: did a particular uArch feature specified by the DV engineer get exercised?
 - e.g. cache eviction, misaligned memory access, interrupt, all opcodes executed







Transaction-Level Modeling













Testbench Example







Conclusion

- SystemVerilog makes design easier and clearer than plain Verilog
- SystemVerilog has many useful verification features not found in open-source environments
 - $\circ \quad {\sf SVA, coverpoints, constrained random}$
 - I've only scratched the surface
 - o UVM
 - Hardware modeling
 - IPC
- Play around: <u>https://www.edaplayground.com/x/CK</u>
 - https://en.wikipedia.org/wiki/SystemVerilog

51

References

https://en.wikipedia.org/wiki/SystemVerilog

https://verificationguide.com/systemverilog/systemverilog-tutorial/

https://www.chipverify.com/systemverilog/systemverilog-tutorial

https://www.doulos.com/knowhow/systemverilog/systemverilog-tutorials/systemverilog-assertions-tutorial/

https://www.systemverilog.io/sva-basics

Advanced notes on SystemVerilog covergroups: <u>https://staging.doulos.com/media/1600/dvclub_austin.pdf</u>

Notes on Vendor Support

Addendum Points

- Simulation loop, 4 state simulation
- x pessimism / optimism
- sources of mismatch between simulation and synthesis
- multiported memories and collision handling
- literals are 32 bits wide by default
- default_nettype

Tagged Unions

- too complicated a subject for this lecture