# An Overview of SystemVerilog for Design and Verification

Vighnesh Iyer, EECS 251B

#### Intention of this Lecture

- ☑ We use Chisel for all RTL written at Berkeley
  - o Why bother with SystemVerilog?
- SystemVerilog is the de-facto industry standard
  - O SV/UVM is used for (nearly) all industry verification
  - o You will be asked about it in interviews
- Understand basic dynamic verification concepts
- ☑ Understand existing SystemVerilog code
- ☑ Inspire extensions to HDLs

SystemVerilog (SV) is an IEEE Standard 1800 https://standards.ieee.org/project/1800.html

Universal Verification Methodology (UVM) is a standard maintained by Accellera https://www.accellera.org/downloads/standards/uvm

#### What is SystemVerilog

- ☑ IEEE 1800 standard
- f X A massive extension of Verilog with new constructs for design and verification
  - O New data types (for RTL and testbenches)
  - O OOP support
  - o Constrained random API
  - o Specification language
  - o Coverage specification API
- ☑ Fixing warts in Verilog
  - o Synthesis simulation mismatch
  - o Verilog was initially developed as a simulation language; synthesis emerged later

# SystemVerilog for Design

#### Ending the Wire vs. Reg Confusion

#### Verilog -2005

- ☑ wire for LHS of assign statements
- ☑ reg for LHS of code inside always @ blocks



#### **SystemVerilog**

- ☑ **logic** for LHS of assign statements
- Iogic for LHS of code inside always @ blocks

Both: the **containing statement** determines if the net is the direct output of a **register** or **combinational** logic

#### Signal Your Intent With Specific Always Blocks

#### Verilog -2005

Coding style is used to verify that c infers as a register and b as comb logic

#### **SystemVerilog**

```
always_comb begin

if (x) b = a
    else b = ! a;

end

always_ff @(posedge clk) begin

if (x) c <= ! a;
    else c <= a;

end
```

New always\_comb and always\_ff statements for safety

#### Autoconnect (Implicit Port Connections)

☑ How many times have you done this?

```
\begin{tabular}{lll} \textbf{module} & mod (i \ input & a,b, & output & c); & \textbf{endmodule} \\ \hline \textbf{reg} & a,b; & \textbf{wire} & c; \\ mod & x (.a(a),.b(b),.c(c)); & \\ \hline \end{tabular}
```

- If the net names and their corresponding port names match, there's a shortcut
- ☐ In SystemVerilog, there's a concise **shortcut**
- ☑ Implicit connections only work if port names and widths match

#### Use Enums Over localparams

#### Verilog -2005

#### **SystemVerilog**

```
typeder enum logic [1:0] (
STATE_IDLE. STATE_A STATE_B
) state_t:
state_t state:

elways_ff @ (posedge cik) begin
case (state)

STATE_IDLE: state <= STATE_A
STATE_A: state <= STATE_B
STATE_B: state <= STATE_DLE:
endcase
end
```

Enums automatically check whether all values can fit. Can be used as a net type. Add**semantic meaning** to constants.

#### More on Enums

☑ Common to use enums for attaching semantic strings to values

 Note that input/output net types are by default 'wire', you can override them as logic

#### Even More on Enums

You can force enum values to be associated with a specific value
To help match up literals for a port that doesn't use enums

```
typedef enum logic [1:0]{ STATE_IDLE=3, STATE_A=2, STATE_B=1 } state_t
```

• You can generate N enum values without typing them out

```
typedef enum loglc [1:0] { STATE 3] } state_t
// STATE0 = 0, STATE1 = 1, STATE2 = 2
```

You can generate N enum values in a particular range

```
typedef    enum logic [1:0] { STATE 3:5] } state_t
// STATE3 = 0, STATE4 = 1, STATE5 = 2
```

#### Even More on Fnums

- Enums are a first-class datatype in SystemVerilog
  - o Enum instances have native functions defined on them
    - next(): next value from current value
    - prev(): previous value from current value
    - num(): number of elements in enum
    - 🛮 name(): returns a string with the enum's name (useful for printing using \$display )
- They are weakly typechecked
  - O You can't assign a binary literal to a enum type net
- ☑ They show up in waveforms
  - o No more confusion trying to correlate literals to a semantic name

#### Multidimensional Packed Arrays

- Packed dimensions are to the left of the variable name
  - o Packed dimensions are contiguous (e.g. logic [7:0] a)
- ☐ Unpacked dimensions are to the right of the variable name
  - O Unpacked dimensions are non-contiguous (e.g. logic a [8])

```
| logic | [31: 0] memory [ 32];

// memory[0] is 32 bits wide

// cannot represent more than 1 dimension in memory[0]

// can't easily byte address the memory

| logic | [3: 0][ 7: 0] memory [ 32];

// memory[0][0] is 8 bits wide

// memory[0][1] is 8 bits wide
```

#### Structs

- $oxed{\boxtimes}$  Similar to Bundle in Chisel
  - o Allows designer to group nets together, helps encapsulation of signals, easy declaration
  - O Can be used within a module or in a module's ports
  - o Structs themselves can't be parameterized
    - but can be created inside a parameterized module/interface

#### Interfaces

- ☑ Interfaces allow designers to group together ports
  - o Can be parameterized
  - o Can contain structs, initial blocks with assertions, and other verification collateral
  - o Simplify connections between parent and child modules

```
Interface
            ram_if #( Int addr_bits, data_bits)
                                                                            ram_if intf
( input clk);
logic [addr_bits
logic [data_bits
                                                                             always_ff @(posedge intf.clk)
                           - 1: 0] addr
                             1: 01 din:
                                                                                   intf.dout
                                                                                                 <= ram[intf.addr];
              [data_bits
                                                                       endmodule
      mem_op op;
endinterfece
                                                                module top():
                                                                      ram_if #(.addr_bits(
                                                                                                   8), .data_bits(
                                                                                                                        32)) intf()
                                                                      ram r (.intf(intf));
                                                                              intf.din
```

#### Modports

- - O This can cause multi-driver issues with improper connections
- Solution: use modports

#### Typedefs (Type Aliases)

- ☑ You probably saw 'typedef' everywhere
  - typedef is used to expose user-defined types
- Just like with enums, they help attach semantic meaning to your design
- ☑ They are just type aliases

```
    typedef
    signed
    logic
    [ 7: 0] sgn_byte;

    typedef
    unsigned
    logic
    [ 3: 0] cache_idx
```

#### Packages / Namespacing

- ☑ Verilog has a global namespace
  - o Often naming conflicts in large projects
  - o 'include is hacky and requires 'ifdef quards
- SystemVerilog allows you to encapsulate constructs in a package
  - o modules, functions, structs, typedefs, classes

```
typeder enum logic [1:0]( STATE 4]) state_t;
function show_vals();
                                                                                 Import my_pkg::* :
         state_ts = STATE0
for (Int i = 0; i < s.num; i = i + 1) begin
$display (s.name());
                                                                                 module ex ( Input clk);
                                                                                       state_t s;
                                                                                                     @ posedge clk) begin
               s = s.next():
                                                                                               <= STATE0
    endfunction
```

## SystemVerilog for Verification

#### Overview

- ☑ The SystemVerilog spec for verification is massive
- O We can't cover everything in one lecture
- New data structures for writing testbenches O Parity with PHP
- SystemVerilog Assertions
- Constrained random

#### New Data Types

- - o 2-state types
- - O Now natively supported, some helper methods are defined on string (e.g. substr)

#### Dynamic Arrays

☑ Typical Verilog arrays are fixed length at compile time

```
= [{ 12, 10, 3}; // a literal array assign

    Dynamic arrays are sized at runtime

        o Useful for generating variable length stimulus
bold [3:0] arr []; // a dynamic array of 4 bit values begin arr = new(2); // size the array for 2 elements arr = [12, 10); // literal assignment
```

bit [3:0] arr [3]; // a 3 element array of 4 bit values

#### Queues

☑ Similar to lists in Scala and Python

O Useful for hardware modeling (FIFO, stack) - process transactions sequentially

```
bit [3:0] data [ $]; // a queue of 4 - bit elements
bit [3:0] data [ $] = (1, 2, 3, 4); // initialized queue
data [0] // first element
data [$] // last element
 data.insert( 1) // append element
data[ 1: 5] // queue slice excluding first element
x = data.pop_front() // pops first element of queue and returns it
                             // clear the queue
```

#### Associative Arrays

arr = new[10]; arr[3] = 4;


- ☑ Similar to Python dicts or Scala Maps
  - O Can be used to model a CAM or lookup testbench component settings

```
fruits[ apple ]
fruits.exists( lemon )
          orange )
fruits.delete(
```

#### Clocking Blocks

- ☐ There is often confusion when you should drive DUT inputs and sample DUT outputs relative to the clock edge
  - O Solution: encode the correct behavior in the interface by using clocking blocks

```
Interface ram_if #( Int addr_bits, data_bits) (Input clk);
       logic [addr_bits - 1: 0] addr;
logic [data_bits - 1: 0] din;
logic [data_bits - 1: 0] dout;
       clocking ckb@(posedge clk)
              default input #1step output negedge input dout;
output din, dout, op;
       endclocking
```



- Input/output is from the perspective of the testbench
- Can use any delay value or edge event as skew
- intf.ckb.din = 32'd100; @(intf.ckb); x = intf.ckb.dout;

#### OOP in SystemVerilog

 ${\bf \boxtimes}$  SystemVerilog has your typical object-oriented programming (OOP) constructs

O Classes, constructors, type generics, inheritance, virtual methods/classes, polymorphism

#### More OOP

- - o class ALUMessage extends Message
  - o call .super() to access superclass functions
  - o Polymorphic dynamic dispatch works as usual
- ☑ You can declare classes and functions 'virtual'
  - o Forces subclasses to provide an implementation
  - o Prevents instantiation of abstract parent class
- ☑ Class members can be declared 'static'
  - O The member is shared among all class instances
- OOP constructs are used to:
  - o Model transactions
  - Model hardware components (hierarchically and compositionally)

#### Type Generic Classes

- Classes can have parameters, just like modules
  - O They can be ints, strings, or types
  - O Parameters concretize the class prototype; constructor binds each class member
  - o Can't define type bounds on T

```
class FIFO #( type T = int , int entries = 8):
T items [entries]:
int ptr:

function void push(T entry);
function T pull();
```

## SystemVerilog Assertions (SVA)

#### SystemVerilog Assertions (SVA)

- ☑ The most complex component of SystemVerilog
  - O Entire books written on just this topic
- SVA: a temporal property specification language
  - o Allows you to formally specify expected behavior of RTL
  - You are already familiar with 'assert' (so-called 'immediate assertions')

```
module testbench();
dut d (.addr, .dout);

initial begin
addr = h40;
assert (dout == hDEADBEEF);
end
endmodule
```

- But how do I express properties that involve the uArch of the RTL?
- Can I express these properties (e.g. req-ack) in a concise way?

#### **Concurrent Assertions**

Concurrent assertions are constantly monitored by the RTL simulator
 Often embedded in the DUT RTL or an interface

- Properties are evaluated on a clock edge
- lacktriangledown | >: same-cycle implication
- lacktriangledown | =>: next-cycle implication
- $oxdit{ iny}$  These properties can also be formally verified

#### System Functions

- You can call a system function in an SVA expression to simplify checking historical properties
  - o \$stable(x) : indicates if x was unchanged from the previous clock cycle
  - o \$rose(x)
  - o \$fell(x)
  - 0 \$\ past(x): gives you the value of x from 1 cycle ago
    - rs1\_mem == \$past(rs1\_ex)

#### Sequences

Properties are made up of sequences + an implication

```
o Many interfaces come with sequence libraries you can use to build complex properties

module cpu():
    squence stall
    mem_stall;
    endsequence

sequence unchanged_pc
    ##1 Stable(pc);
    endsequence

property stall_holds_pc
    @(posedge cik) stall | -> unchanged_pc;
    endproperty

assert property (stall_holds_pc);
```

#### **Sequence Combinators**

- Sequences are the core of SVA: they describe temporal RTL behavior
- Sequences can be combined with temporal operators

- Sequences are combined with an implication to form a property
  - O There's a lot more to SVA

### Coverage APIs

#### Coverage

- You're probably familiar with software coverage tools
- o Track if a line of source code is hit by the unit tests
- $f \Delta$  Coverage is used to measure the thoroughness of the test suite
  - O Are all the interesting cases in the code exercised?
- RTL coverage comes in two forms
  - o Structural coverage: line, toggle, condition
  - o Functional coverage: did a particular uArch feature specified by the DV engineer get
    - 🛮 e.g. cache eviction, misaligned memory access, interrupt, all opcodes executed

#### **Property Coverage**

☑ Any SVA property can be tracked for coverage


o Instead of 'assert property' use 'cover property'

```
property req_ack;
    req ##[ 1: 10] ack
endproperty
cover property (req_ack)
```

- Property covers are used in RTL to check that some multi-cycle uArch behavior is exercised
  - o e.g. did this req-ack handshake ever occur?
  - o e.g. did a branch mispredict and predictor update happen?

#### Coverpoints and Covergroups

- ☑ Coverpoints track coverage of a single net
  - o e.g. FSM state, control signals, data buses
- ☑ Covergroups group together coverpoints
  - o Each coverpoint refers to a net whose value is tracked at every covergroup event
  - O Can be used in RTL and in testbench code



#### Coverpoint Bins

Sometimes we don't want to track each value a net can take on individually
 ○ Use the bins API to group some values together

# Transaction-Level Modeling


#### **Transactions**

- Our testbenches are usually written at cycle-granularity
  - O Leads to mixing of driving/monitoring protocols, timing details, golden modeling, and stimulus
  - Each of these concerns should be separated.
- f M Model a single interaction with the DUT as a 'transaction'
  - It can take multiple cycles
- We can build a stimulus generator and golden model at transaction-level

```
| Class | MemReqTx(); | bit | [31:0] addr; | bit | [31:0] addr; | bit | [31:0] rdda; | mem_op op: | bit | [31:0] ram[]; | function | MemRespTx processTx(MemReqTx tx); | bit | [31:0] rd_data; | endclass | endclass
```

#### VIPs and Testbench Architecture

- Verification IPs consist of tasks that encode
  - How to drive transactions into an interface at cycle granularity
  - How to translate cycle granularity interface activity into transactions
- A testbench
  - o Generates stimulus
  - o Generates golden DUT behavior
  - o Simulates actual DUT behavior
  - o Checks correctness



#### **Random Transaction Generation**

- Mathematical How do we generate transaction-level stimulus?
- SystemVerilog class members can be prefixed with the 'rand' keyword
   These fields are marked as randomizable

```
        class
        MemReqTx();
        initial
        begin

        rand
        bit
        [31:0] addr;
        MemReqTx tx
        = new();

        rand
        bit
        [31:0] wr_data;
        txrandomize();

        rand
        mem_op op;
        end
```

#### Constrained Random

You can constrain the random fields of a class inside or outside the class

O You can add ad-hoc constraints when calling .randomize

```
class cls;
rand bit [7:0] min, typ, max;

constraint range {
    0 < min; typ < max; typ > min; max < 128;
}
extern constraint extra;
endclass

constraint cls :: extra { min > 5; };
Initial begin
    cls = new();
    cls randomize() with { min == 10; };
end
```

#### Randomization of Variable Length Data Structures

```
class Packet;
    rand bit [3:0] data [];
    constraint size { data.size() > 5; data.size < 10; }

    constraint values {
        foreach (data[i]) {
            data[i] == i + 1;
            data[i] | Inside { [0:8]};
        }
    }
}
endclass
```

- Many things I haven't discussed
  - Biasing and distributions, soft constraints, disables, solve before, implications, dynamic constraint on/off

#### Mailboxes for Safe InterThread Communication

- Mailboxes are like golang channels
  - o Bounded queues that allow one thread to send data to another

# Testbench Example

#### Register Bank

- ☑ Let's test a simple register bank
  - O Works like a memory
  - o Multi-cycle (potentially variable) read/write latency
  - O Uses a ready signal to indicate when a new operation (read/write) can begin

```
Interface reg_if ( Input cik): module regbank (reg_if.slave ig ):
logic rst: // implementation
logic [15: 0] wdata;
logic [15: 0] wdata;
logic [15: 0] vdata: // Regbank transaction
class regbank_tx;
logic ready; rand bit [7: 0] addr;
rand bit [15: 0] wdata;
logic ready; // drv_cb/mon_cb clocking blocks rand bit wr;
enditterface enditterface services and class regbank_tx;

| Interface reg_if ( Input cik): // implementation
| // Regbank transaction
| // Regbank transaction
| // Regbank transaction
| // Regbank_tx;
| // regbank_tx
```

#### **VIP** Implementation

```
class driver:

virtual reg_if vif;
mailbox drv_mbx;

task run();
@(vif.drv_cb);
forever begin
regbank_tx tx:
drv_mbx.get(tx);
vif.drv_cb.en <= 1;
vif.drv_cb.addr <= tx.addr
// assign op and vdata
@(vif.drv_cb);
while (! vif.drv_cbready)
@(vif.drv_cb)
end
endless
endclass
endclass
```

class monitor;

virtual reg\_if vif;
mailbox mon\_mbx;

feek run();
@(vif.mon\_cb);
if (vif.en) begin
regbank\_tx tx = new();
tx.addr = vif.mon\_cb.addr;
// assign op and wdata
if (vif.mon\_cb.op == READ begin
@(vif.mon\_cb);
tx.rddta = vif.mon\_cb.rdata;
end
mon\_mbx.put(tx);
end
endtask
endclass

#### Top-Level

A rough sketch of the testbench top

```
module tb();
regbank dut (, *);
Initial begin

// Initialize driver/monitor classes
regbank_tx stim ( 100);
stim.randomize();
fork
drv.run(); mon.run();
join_none
drv.drv_mbx.put(stim);
while (mon.mon_mbx.size < 100)
@(dut.drv_cb);
// Pull tx from mon_mbx and check correctness
end
endmodule
```

References

https://en.wikipedia.org/wiki/SystemVerilog

https://verification guide.com/system verilog/system verilog-tutorial/

 $\underline{\text{https://www.chipverify.com/systemverilog/systemverilog-tutorial}}$ 

 $\underline{https://www.doulos.com/knowhow/systemverilog/systemverilog-tutorials/systemverilog-assertions-tutorial/systemverilog-assertions-tutorial/systemverilog-assertions-tutorial/systemverilog-assertions-tutorial/systemverilog-assertions-tutorial/systemverilog-assertions-tutorial/systemverilog-assertions-tutorial/systemverilog-assertions-tutorial/systemverilog-assertions-tutorial/systemverilog-assertions-tutorial/systemverilog-assertions-tutorial/systemverilog-assertions-tutorial/systemverilog-assertions-tutorial/systemverilog-assertions-tutorial/systemverilog-assertions-tutorial/systemverilog-assertions-tutorial/systemverilog-assertions-tutorial/systemverilog-assertions-tutorial/systemverilog-assertions-tutorial/system-assertions-tutorial/system-assertion-ass$ 

https://www.systemverilog.io/sva-basics

Advanced notes on SystemVerilog covergroups: https://staging.doulos.com/media/1600/dvclub\_austin.pdf

#### Conclusion

- SystemVerilog makes design easier and clearer than plain Verilog
- - o SVA, coverpoints, constrained random
- ☑ I've only scratched the surface
  - o UVM
  - o Hardware modeling
  - o IPC
- ☐ Play around: https://www.edaplayground.com/x/CK
  - o https://en.wikipedia.org/wiki/SystemVerilog