inst.eecs.berkeley.edu/~eecs251b

# **EECS251B : Advanced Digital Circuits and Systems**

**Lecture 1 – Introduction** 

# **Borivoje Nikolić**



**Tuesdays and Thursdays 9:30-11am** 

Cory 540AB



**EECS251B L01 INTRODUCTION** 

Nikolić, Spring 2024



# Class Goals and Expected Outcomes

EECS251B L01 INTRODUCTION

### **Practical Information**

- Instructors:
  - Borivoje Nikolić

Physical location: 509 Cory, 3-9297, bora@eecs Office hours: Th 11am-12pm, or by appointment

• GSIs:

- Rohan Kumar rohankumar@berkeley
- Danelius Kramnik kramnik@berkeley.edu

Class Discussion Ed

Class Web page inst.eecs.berkeley.edu/~eecs251b

## **Class Topics**

- This course aims to convey a knowledge of advanced concepts of digital circuit and system design in state-of-the-art technologies.
  - Emphasis is on the circuit and system design and optimization for both energy efficiency and high performance for use in a broad range of applications, from edge computing to datacenters. Special attention will be devoted to the most important challenges facing digital circuit designers in the coming decade. The course is accompanied with practical laboratory exercises that introduce students to modern tool flows.
- We will use qualitative analysis when practical
- Many case studies will be used to highlight the enabling design techniques

### EECS251A vs. EE251B

- EECS 251A:
  - Emphasis on digital logic design
  - (Very) basic transistor and circuit models
  - Basic circuit design styles
  - First experiences with design creating a solution given a set of specifications
  - A complete pass through a (simplified) design process
- EECS 251B:
  - Understanding of technology possibilities and limitations
  - Transistor models of varying accuracy
  - Design under constraints: power-constrained, flexible, robust,...
  - Learning more advanced techniques
  - Study the challenges facing design in the coming years
  - Creating new solutions to challenging design problems, design exploration

### Special Focus in Spring 2024

- SoC systems and components
- Current technology issues
- Process variations
- Design robustness
- Memory
- Energy efficiency
- Power management

### **Class Topics**

- Module 1: Fundamentals SoC design template, interconnects, languages (2.5 weeks)
- Module 2: Current technologies (1 wk)
- Module 2: Models From devices to gates, logic and systems (1.5 wks)
- Module 3: Design for performance (1.5 wks)
- Module 4: Memory, SRAM, variability, scaling options (2.5 wks)
- Module 5: Energy-efficient design (3 wks)
- Module 6: Clock and power distribution (1 week)
- Project presentations, final exam (1 week)

## **Class Organization**

- 5 (+/-) assignments, with embedded labs (20%)
- 4 quizzes (10%)
- 1 term-long design project (40%)
  - Phase 1: Teams formed (February 1)
  - Phase 2: Study (report by March 19, before Spring break)
  - Phase 3: Design (report in RRR week)
  - Presentations, April 29, afternoon
- Final exam (30%) (April 25, in-class)

### **Class Material**

- Recommended text: J. Rabaey, "Low Power Design Essentials," Springer 2009.
  - Available at link.springer.com
- Other reference books:
  - "VLSI Design Methodology Development" by, T. Dillinger, Pearson 2019.
  - "Design of High-Performance Microprocessor Circuits," edited by A. Chandrakasan, W. Bowhill, F. Fox (available on-line at Wiley-IEEE), Wiley 2001.
  - "CMOS VLSI Design," 4<sup>th</sup> ed, by N.Weste, D. Harris
  - "Digital Integrated Circuits A Design Perspective", 2<sup>nd</sup> ed. by J. M. Rabaey, A. Chandrakasan, B. Nikolić, Prentice-Hall, 2003.

## **Class Material**

- List of background material available on website
- Selected papers will be made available on website
  - Linked from IEEE Xplore and other resources
  - Need to be on campus to access, or use library proxy, library VPN (check http://library.berkeley.edu)
- Class notes on website

### **Reading Assignments**

- Three types of readings:
  - Assigned reading, that should be read before the class
  - Recommended reading that covers the key points covered in lecture in greater detail
  - Occasionally, background material will be listed as well

### **Reading Sources**

- IEEE Journal of Solid-State Circuits (JSSC)
- IEEE International Solid-State Circuits Conference (ISSCC)
- Symposium on VLSI Technology and Circuits (VLSI)
- Other conferences and journals

### **Project Topics**


- Focus this semester: Accelerators, interconnect, memories, power management, clocking
- Project teams: 2+ members, proportional to the size of the project
  - Can also do a bigger project with 290C or 252 classes
- More details in Week 2

### Tools

- 7nm predictive model (ASAP7), with (mostly) complete design kit
  - Or Intel 16 process if enrolled in 290C as well
- Cadence, Synopsys, available on instructional servers
- Berkeley's open-source flows and tools
  - Chipyard, Hammer
- Other open-source models

## Zoom

- Will use if needed
  - There are recordings form past semesters, but the content is not completely identical




## Trends and Challenges in Digital Integrated Circuit Design

EECS251B L01 INTRODUCTION

### Reading (Lectures 1 & 2)

- Assigned
  - Rabaey, LPDE, Ch 1 (Introduction)
  - G.E. Moore, No exponential is forever: but "Forever" can be delayed! Proc. ISSCC'03, Feb 2003.
  - T.-C. Chen, Where CMOS is going: trendy hype vs. real technology. Proc. ISSCC'06, Feb 2006.
- Recommended
  - Chandrakasan, Bowhill, Fox, Chapter 1 Impact of physical technology on architecture (J.H. Edmondson),
  - S. Borkar, "Design challenges of technology scaling," IEEE Micro, vol.19, no.4, p.23-29, July-Aug. 1999.
- Background: Rabaey et al, DIC Chapter 3.
- The contributions to this lecture by a number of people (J. Rabaey, S. Borkar, etc) are greatly appreciated.

### **Class in a Nutshell**



https://www.angstronomics.com/p/apple-a16-die-analysis


 Design decisions needed to make a modern SoC

• CPUs

- SoC Components
- Interconnect
- Clocking
- Memory
- Power management


EECS251B LO1 INTRODUCTION

### Semiconductor Industry Revenues




M. Chang, "Foundry Future: Challenges in the 21<sup>st</sup> Century," ISSCC'2007

### **Current State of Semiconductor Industry**



Source: Statista; https://www.statista.com/statistics/266973/global-semiconductor-sales-since-1988/

Current gross world product (GWP)  $\sim$  90,000 billion (Wikipedia)




Moore's Law


In 1965, Gordon Moore noted that the number of transistors on a chip doubled every 12 months.
 He made a prediction that semiconductor technology will double its effectiveness every 12 months
 18 24

"The complexity for minimum component costs has increased at a rate of roughly a factor of two per year. Certainly over the short term, this rate can be expected to continue, if not to increase. Over the longer term, the rate of increase is a bit more uncertain, although there is no reason to believe it will not remain nearly constant for at least 10 years. That means by 1975, the number of components per integrated circuit for minimum cost will be 65,000." Gordon Moore, Cramming more Components onto Integrated Circuits, (1965).

Moore's Law - 1965




Moore's Law - 2005



### Moore's Law - 2020

#### Moore's Law: The number of transistors on microchips doubles every two years Our World in Data

Moore's law describes the empirical regularity that the number of transistors on integrated circuits doubles approximately every two years. This advancement is important for other aspects of technological progress in computing – such as processing speed or the price of computers.



Licensed under CC-BY by the authors Hannah Ritchie and Max Roser.

### News About Moore's Law

MARKETS BUSINESS INVESTING TECH POLITICS CNBC TV INVESTING CLUB & PRO &

#### Intel says Moore's Law is still alive and well. Nvidia says it's ended. Tech Industry > Manufacturing > Semiconductors

share f 💓 in 🖂

PUBLISHED TUE, SEP 27 2022-3:26 PM EDT



KEY

• Intel CEO Pat Gelsinger said on Tuesday at a company launch event that Moore's POINTS Law is "alive and well."

- Nvidia CEO Jensen Huang said last week Moore's Law has ended.
- Intel has committed to continue manufacturing some of its chips, while Nvidia relies entirely on third-party foundries for its production.

In this article	
NVDA +0.40 (+0.08%) 🌜 🛨	Follow your favorite stocks CREATE FREE ACCOUN
	NVDA +0.40 (+0.08%) 🖕 🛨

Intel's CEO says Moore's Law is slowing to a three-year cadence, but it's not dead yet

News By Matthew Connatser published December 24, 2023

Moore's Law is complicated.






(Image credit: Tom's Hardware)

Intel CEO Pat Gelsinger is well-known for saying Moore's Law is still kicking, but he seems to have admitted the pace of the semiconductor industry has at least

### **Current Cost Trends**

### Scaling and Density


Maximum devices per mm<sup>2</sup>, millions; critical dimensions, nanometers



Sources: IEEE International Roadmap for Devices and Systems, Stanford Nanoelectronics Lab; H.-S. P. IEEE Spectrum Wong, et al., data accessed 17 October 2022


### Huge Volume, Small Price

Price per trillion transistors, US \$; transistors sold per year, trillions



EECS251B L01 INTRODUCTION


### Moore's Law – addendum ...




*"It may prove to be more economical to build large systems out of smaller functions, which are separately packaged and interconnected."* 

EECS251B L01 INTRODUCTION

### Progress in Nano-Technology



## Technology Strategy / Roadmap




**EECS251B LO1 INTROCOMEN**, Where Si-CMOS is going: Trendy Hype vs. Real Technology, ISSCC'06

### Transistors are Changing

# Intel's Components Research (CR) Group


At the Forefront of Moore's Law Innovations

- Technology Development's research group
- Responsible for delivering revolutionary process and packaging technology options that advance Moore's Law and enable Intel products and services
- Strong external collaboration and seamless internal partnership




### Transistors are Changing

• From bulk to finFET and FDSOI




### Printed vs. Physical Gate




EECS251B L01 INTRODUCTION

Varying Flavors in Each Node








### Speed(GHz)


Fig.3 The 5nm also offers a set of critical HPC features. Extremely LVT (eLVT) for 25% faster peak speed over 7nm, and HPC 3-fin standard cell for additional 10% performance.

TSMC, IEDM'19 Nikolić, Spring 2024

### **Putting Scaling in Perspective**




### **Power and Performance Trends**



• What do we do next?

EECS251B L01 INTRODUCTION

### Cost Of Developing New Products



- These are non-recurring (NRE) costs, need to be amortized over the lifetime of a product
- •We will attempt to dismantle this...

### Major Roadblocks

- Managing complexity
   How to design a 100 billion transistor chip?
   And what to use all these transistors for?
- 2. Cost of integrated circuits is increasing It takes >>\$10M to design a chip Mask costs are many \$M in 5nm technology Wafer costs are increasing (~20k)
- Power as a limiting factor
   End of frequency scaling
   Dealing with power, leakages
- Robustness issues
   Variations, SRAM, memory, soft errors, signal integrity
- 5. The interconnect problem

### Next Lecture

• Chipyard as an SoC template