inst.eecs.berkeley.edu/~eecs251b

EECS251B : Advanced Digital Circuits and Systems

Lecture 16 – Flip-Flops, Variability

Borivoje Nikolić

How the A.I. That Drives ChatGPT Will Move Into the Physical World

March 11, 2024, Cade Metz, NY Times. Companies like OpenAl and Midjourney build chatbots, image generators and other artificial intelligence tools that operate in the digital world.

Now, a start-up founded by three former OpenAl researchers is using the technology development methods behind chatbots to build A.I. technology that can navigate the physical world.



Covariant's headquarters in Emeryville, Calif. From left, Andrew Sohn, product manager; Daniel Adelberg, senior software engineer; and Anusha Nagabandi, a research scientist. (NY Times)



Announcements

- Project
 - Midterm reports due next week
 - Preliminary design review after Spring break
- Homework 3 due next week
 - Quiz 2 today



Flip-Flops

Flip-Flops

- Performance metrics
- Delay metrics
 - Insertion delay
 - Inherent race immunity
 - 'Softness' (Clock skew absorption)
 - Inclusion of logic
 - Small (+constant) clock load
- Power/Energy Metrics
 - Power/energy
- Design robustness
 - Noise immunity

Types of Flip-Flops

- Two ways to design a flip-flop
 - Latch pair (large majority)
 - Pulsed latch



Flip-Flop (Latch Pair) Clk-Q, setup, hold

Calculation is nearly identical to that of a latch (ignore feedback inverters). t_{Clk-Q} is the delay of the second latch, which is about 1FO4; note that t_{Ck-Q} should include the delay of the inverter fork



Setup time calculation goes the same way!

Flip-Flop Library Timing Characterization

- Combinational logic delay is a function of output load and input slope
- Sequential timing (flip-flop):
 - $\ensuremath{\,^\circ}\xspace t_{clk-q}$ is function of output load and clock rise time
 - \bullet $t_{S\upsilon}$, t_{H} are functions of D and Clk rise/fall times
 - Flip-flop has multiple stages, so the delay is less sensitive to input slope

Pulse-Triggered Latches

- First stage is a pulse generator
 - generates a pulse (glitch) on a rising edge of the clock
- Second stage is a latch
 - captures the pulse generated in the first stage
- Pulse generation results in a negative setup time
- Frequently exhibit a soft edge property

- Note: power is always consumed in the pulse generator
 - Often shared by a group (register)

Pulsed Latch







Kozu, ISSCC'96

Dout

Intel/HP Itanium 2



Naffziger, ISSCC'02



Hybrid Latch Flip-Flop, AMD K-6 Partovi, ISSCC'96

Pulsed Latches

D = Clk = D = D = Clk



HLFF Operation



1-0 and 0-1 transitions at the input with 0ps setup time

Hybrid Latch Flip-Flop

Skew absorption



Pulsed Latches

7474, from mid-1960's

 $Clk \circ$ -

 $D \circ$

-o Q

-o \overline{Q}

 \overline{S}

 \overline{R}

Pulsed Latches

First stage is a sense amplifier, precharged to high, when Clk = 0After rising edge of the clock sense amplifier generates the pulse on S or RThe pulse is captured in S-R latch Cross-coupled NAND has different propagation delays of rising and falling edges

Sense-amplifier-based flip-flop, Matsui 1992.

DEC Alpha 21264, StrongARM 110

 M_{P1}

D

Clk

 \overline{S}

Q

 V_{DD}

DD

 M_{N5}

 M_{N6}

 M_{N2}

 M_{P2}

 M_{N4}

 \overline{Q}

 \overline{R}

 M_{P4}

 \overline{D}

 M_{P2}

 M_{N1}

Sense Amplifier-Based Flip-Flop



16

Sampling Window Comparison



Naffziger, JSSC 11/02

EECS251B L16 FLOPS, VARIABILITY

17



Design Variability Sources and Impact on Design

Variability Classification

- Nature of process variability
 - Within-die (WID), Die-to-die (D2D), Wafer-to-wafer (W2W), Lot-to-lot (L2L)
 - Systematic vs. random
 - Correlated vs. non-correlated
- Spatial variability/correlation
 - Device parameters (CD, t_{ox}, ...)
 - Supply voltage, temperature
- Temporal variability/correlation
 - Within-node scaling, Electromigration, Hot-electron effect, NBTI, self-heating, temperature, SOI history effect, supply voltage, crosstalk [Bernstein, IBM J. R&D, July/Sept 2006]
- Known vs. unknown
 - Goal of model-to-hw correlation is to reduce the unknowns

Sources of Variability

- Technology
 - Front-end (Devices)
 - Systematic and random variations in Ion, Ioff, C, ...
 - Back-end (Interconnect)
 - Systematic and random variations in R, C
- Environment
 - Supply (IR drop, noise)
 - Temperature



	Technology			Environment				
Te	Tech. node scaling Within-node scaling			Temperature Data stream				
Electromigrat			igration		SOI history effect			
NBTI			TI		Self heating			
Hot carrier e				effect	fect Supply noi			noise
After Rohrer ISSCC'06 tu	After Rohrer ISSCC'06 tutorial		Tooling changes Lot-to-lot			Coupling Charge		
■ 10 ¹²	10 ⁹	10 ⁶	10 ³ Tem	10 ⁰ poral rai	10 ⁻³ nge [s]	10 ⁻⁶	10 ⁻⁹	10 ⁻¹²

Systematic vs. Random Variations

- Systematic
 - A systematic pattern can be traced down to lot-to-lot, wafer-to-wafer, within reticle, within die, from layout to layout,...
 - Within-die: usually spatially correlated
- Random
 - Random mismatch (dopant fluctuations, line edge roughness,...)
 - Things that are systematic, but e.g. change with a very short time constant (for us to do anything about it). Or we don't unedrstand it well enough to model it as systematic. Or we don't know it in advance ("How random is a coin toss?").
- Unknown

Systematic and Random Device Variations

Parameter	Random	Systematic			
Channel Dopant Concentration Nch	Affects 6 _{VT} ^[1]	Non uniformity in the process of dopant implantation, dosage, diffusion			
Gate Oxide Thickness Tox	Si/SiO ₂ & SiO ₂ /Poly-Si interface roughness ^[2]	Non uniformity in the process of oxide growth			
Threshold Voltage V_T (non Nch related)	Random anneal temperature and strain effects	Non-uniform annealing temperature ^[5] (metal coverage over gate) Biaxial strain			
Mobility µ	Random strain distributions	Systematic variation of strain in the Si due to STI, S/D area, contacts, gate density, etc			
Gate Length L	Line edge roughness (LER) ^[3]	Lithography and etching: Proximity effects, orientation ^[4]			
Fin geometry/ film thickness variations	Rounding, etc,	Systematic fin thickness Systematic Si film/BOX variations			

[1] D. Frank et al, VLSI Symposium, Jun. 1999.
[2] A. Asenov et al, IEEE Trans on Electron Devices, Jan. 2002.
[3] P. Oldiges et al, SISPAD 2000, Sept. 2000.
[4] M. Orshansky et al, IEEE Trans on CAD, May 2002.
[5] Tuinhout et al, IEDM, Dec 1996

Dealing with Systematic Variations

Model-to-hardware correlation classifies unknown sources



Extraction/Compact modeling/Design techniques

Systematic (?) Temporal Fabrication Variability

Metal 3 resistance over 3 months



P. Habitz, DAC'06 tutorial

EECS251B L16 FLOPS, VARIABILITY

26

Chip Yield Depends on Inter-Gate Correlation



ρ = 0 gives highest yield through averaging

Non-correlated gates in a path reduce impact of variation

Bowman et al, JSSC, Feb 2002.

Chip Yield Depends on Inter-Path Correlation



- Yield = Pr (max delay of K paths < clock period)
- K = 1 gives highest yield

Correlated paths reduce impact of variation

Bowman et al, JSSC, Feb 2002.

Summary

- Logical effort can be used to analyze latch and flip-flop timing
- Flip-flops can be designed as latch pairs or pulsed latches
- There is also asynchronous design
- Variability: Systematic and random

Next Lecture

- Variability
- Memory