

EECS251B : Advanced Digital Circuits and Systems


Lecture 2 – Building SoCs

Borivoje Nikolić




<https://github.com/ucb-bar/chipyard>

Putting Scaling in Perspective




Performance gains over the past decade



Lisa Su, HotChips'19 keynote

Power and Performance Trends


50 Years of Microprocessor Trend Data



Original data up to the year 2010 collected and plotted by M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond, and C. Batten
New plot and data collected for 2010-2021 by K. Rupp

- What do we do next?

Cost Of Developing New Products



- These are non-recurring (NRE) costs, need to be amortized over the lifetime of a product
- We will attempt to dismantle this...

Major Roadblocks

1. Managing complexity

How to design a 100 billion transistor chip?
And what to use all these transistors for?

2. Cost of integrated circuits is increasing

It takes $\gg \$10M$ to design a chip
Mask costs are many \$M in 5nm technology
Wafer costs are increasing ($\sim 20k$)

3. Power as a limiting factor

End of frequency scaling
Dealing with power, leakages

4. Robustness issues

Variations, SRAM, memory, soft errors, signal integrity

5. The interconnect problem

Assigned Reading

On an SoC generator

- A. Amid, et al, "Chipyard: Integrated design, simulation, and implementation framework for custom SoCs," *IEEE Micro*, 2020.

On transistor models (in about 2 weeks):

- R.H. Dennard et al, "Design of ion-implanted MOSFET's with very small physical dimensions" *IEEE Journal of Solid-State Circuits*, April 1974.
 - Just the scaling principles
- C.G. Sodini, P.-K. Ko, J.L. Moll, "The effect of high fields on MOS device and circuit performance," *IEEE Trans. on Electron Devices*, vol. 31, no. 10, pp. 1386 - 1393, Oct. 1984.
- K.-Y. Toh, P.-K. Ko, R.G. Meyer, "An engineering model for short-channel MOS devices" *IEEE Journal of Solid-State Circuits*, vol. 23, no. 4, pp. 950-958, Aug. 1988.
- T. Sakurai, A.R. Newton, "Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas," *IEEE Journal of Solid-State Circuits*, vol. 25, no. 2, pp. 584 - 594, April 1990.


Lecture Outline

- SoC generator: Chipyard
 - Great for class (and other) projects




RISC-V Processor Core

RISC-V Core



- Everyone has seen (or possibly designed) a 5-stage RISC-V (RV32I) core
- Needs memory (cache/scratchpad), co-processors, peripherals


Rocket In-Order Core



- First open-source RISC-V CPU
 - Designed as a Chisel generator
- In-order, single-issue RV64GC core
 - Floating-point via Berkeley hardfloat library
 - RISC-V Compressed
 - Physical Memory Protection (PMP) standard
 - Supervisor ISA and Virtual Memory
- Boots Linux
- Supports Rocket Chip Coprocessor (RoCC) interface
- L1 I\$ and D\$
 - Caches can be configured as scratchpads

Inside Rocket


- Front-end
 - Fetches instructions from I\$



<https://www.cl.cam.ac.uk/~jrrk2/docs/tagged-memory-v0.1/rocket-core/>


Rocket Pipeline

- 1 x integer ALU/IMUL/IDIV + optional FPU



Data Cache

- L1 cache



To Build an SoC


- Processor cores (Rocket, BOOM, ...)
- Memory system (w/ coherence protocol)
- Interconnect (TileLink)
- Custom blocks (e.g. communication, imaging)
- Standard peripheral devices
 - JTAG
 - SPI
 - I2C
 - BootROM
 - ...




Chipyard: SoC Generator

There is a Lot of Open-Source Stuff!

- Many open source components:




Goal: Make it easy for small teams to
design, integrate, simulate,
validate workload performance and tape-out a custom SoC




What is Rocket Chip?

- A highly parameterizable SoC generator
 - Replace default Rocket core w/ your own core
 - Add your own coprocessor
 - Add your own SoC IP to uncore
- A library of reusable SoC components
 - Memory protocol converters
 - Arbiters and Crossbar generators
 - Clock-crossings and asynchronous queues
- The largest open-source Chisel codebase
 - Scala allows advanced generator features
- Developed at Berkeley, now maintained by many
 - SiFive, CHIPS Alliance, UC Berkeley

In industry: **SiFive Freedom E310**



Structure of a Rocket Chip SoC



Tiles: unit of replication for a core

- CPU (Rocket, BOOM, Ariane)
- L1 Caches
- Page-table walker

L2 banks:

- Receive memory requests

FrontBus:

- Connects to DMA devices

ControlBus:

- Connects to core-complex devices

PeripheryBus:



- Connects to other devices

SystemBus:

- Ties everything together


BOOM: The Berkeley Out-of-Order Machine

- Superscalar RISC-V OoO core
- Fully integrated in Rocket Chip ecosystem
- Open-source
- Described in Chisel
- Parameterizable generator
- Taped-out ([BROOM](https://boom-core.org/); VLSI'18)
 - Updated: <https://boom-core.org/>
- Full RV64GC ISA support
 - FP, RVC, Atomics, PMPs, VM, Breakpoints, RoCC
 - Runs real OS's, software
- Drop-in replacement for Rocket




Saturn-V Vector Core

- Implements the RV vectorextension 1.0
 - Support generating implementations with precise-traps/virtual-memory
 - Full coverage for indexed/strided/segmented memory instructions
 - Full coverage of integer/fixed-point/float-point
- Extensible
 - Support easily adding new instructions, specialized for {DSP/ML/sparsity/etc.}
 - Support extending to new data-types
- Parameterized generator
 - Support combinations of VLEN+DLEN
 - Support different memory interfaces (L1 vs bus access)
 - Generate implementations across multiple design points
 - Should be easy to schedule kernels




RoCC Accelerators

- **RoCC:** Rocket Chip Coprocessor
- Execute custom RISC-V instructions for a custom extension




- Examples of RoCC accelerators
 - Vector accelerators
 - Memcpy accelerator
 - Machine-learning accelerators (Gemmini, NVDLA)
 - See the second part of the tutorial!
 - Java GC accelerator




Gemmini: A Systolic Generator

- Systolic Array Accelerator
- Fully configurable
 - Dataflow – Output/Weight Stationary
 - Dimensions
 - Bitwidths/Datatypes
 - Pipeline Depth
 - Memory capacity
 - Memory banking
 - Memory Bus Width




L2 Cache and Memory System

- **Multi-bank shared L2**
 - SiFive's open-source IP
 - Fully coherent
 - Configurable size, associativity
 - Supports atomics, prefetch hints
- **Non-caching L2 Broadcast Hub**
 - Coherence w/o caching
 - Bufferless design
- **Multi-channel memory system**
 - Conversion to AXI4 for compatible DRAM controllers



Core Complex Devices

- BootROM
 - First-stage bootloader
 - DeviceTree
- PLIC
- CLINT
 - Software interrupts
 - Timer interrupts
- Debug Unit
 - DMI
 - JTAG




Other Chipyard Blocks


- **Hardfloat:** Parameterized Chisel generators for hardware floating-point units
- **IceNet:** Custom NIC for FireSim simulations
- **SiFive-Blocks:** Open-sourced Chisel peripherals
 - GPIO, SPI, UART, etc.
- **TestchipIP:** Berkeley utilities for chip testing/bringup
 - Tethered serial interface
 - Simulated block device
- **SHA3:** Educational SHA3 RoCC accelerator

Building Heterogeneous Systems

- Constellation: Open-source NoC generator



Example generated NoCs



<https://github.com/ucb-bar/constellation>


Supporting Many Accelerators

- ReRoCC (Remote RoCC), a virtualized and disaggregated accelerator integration interface for many-accelerator integration

J. Zhao, OSCAR'23




- AuRORA, a full-stack methodology for integrating accelerators in a scalable manner for multi-tenant execution

S. Kim, MICRO'23



Customization


- Cores and controllers: Intra-core Rocket/BOOM configurations
 - Control core / PMU as an example
- Simple RoCC accelerators
 - SHA3 as an ‘instructional’ demo
- Complex RoCC accelerators
 - Hwacha and Gemmini as examples
- MMIO Tilelink accelerators
- Peripherals



Rocket Chip Configuration


```
class MyCustomConfig extends Config(  
  new WithExtMemSize((1<<30) * 2L)  
  new WithBlockDevice  
  new WithGPIO  
  new WithBootROM  
  new hwacha.DefaultHwachaConfig  
  new WithInclusiveCache(capacityKB=1024)  
  new boom.common.WithLargeBooms  
  new boom.system.WithNBoomCores(3)  
  new WithNormalBoomRocketTop  
  new rocketchip.system.BaseConfig)
```

++
++
++
++
++
++
++
++
++
++




Rocket Chip Configuration

```
class MyCustomConfig extends Config(  
  new WithExtMemSize((1<<30) * 2L)  
  new WithBlockDevice  
  new WithGPIO  
  new WithBootROM  
  new hwacha.DefaultHwachaConfig  
  new WithInclusiveCache(capacityKB=1024)  
  new boom.common.WithLargeBooms  
  new boom.system.WithNBoomCores(2)  
  new rocketchip.subsystem.WithNBigCores(1)  
  new WithNormalBoomRocketTop  
  new rocketchip.system.BaseConfig)
```




Rocket Chip Configuration

```
class MyCustomConfig extends Config(++
  new WithExtMemSize((1<<30) * 2L) ++
  new WithBlockDevice ++
  new WithGPIO ++
  new WithBootROM ++
  new WithMultiRoCCGemmini(2) ++
  new WithMultiRoCCSha3(1) ++
  new WithMultiRoCCHwacha(0) ++
  new WithInclusiveCache(capacityKB=1024) ++
  new boom.common.WithLargeBooms ++
  new boom.system.WithNBoomCores(2) ++
  new rocketchip.subsystem.WithNBigCores(1) ++
  new WithNormalBoomRocketTop ++
  new rocketchip.system.BaseConfig)
```




Rocket Chip Configuration

```
class MyCustomConfig extends Config(  
  new WithExtMemSize((1<<30) * 2L) ++  
  new WithBlockDevice ++  
  new WithGPIO ++  
  new WithBootROM ++  
  new WithMultiRoCCGemmini(2) ++  
  new WithMultiRoCCSha3(1) ++  
  new WithMultiRoCCHwacha(0) ++  
  new WithInclusiveCache(capacityKB=1024) ++  
  new boom.common.WithLargeBooms ++  
  new boom.system.WithNBoomCores(2) ++  
  new rocketchip.subsystem.WithRV32 ++  
  new rocketchip.subsystem.WithNBigCores(1) ++  
  new WithNormalBoomRocketTop ++  
  new rocketchip.system.BaseConfig)
```



Rocket Chip Configuration

```
class MyCustomConfig extends Config(  
  new WithExtMemSize((1<<30) * 2L)      ++  
  new WithBlockDevice                    ++  
  new WithGPIO                            ++  
  new WithJtagDTM                          ++  
  new WithBootROM                          ++  
  new WithMultiRoCCGemmini(2)            ++  
  new WithMultiRoCCSha3(1)                ++  
  new WithMultiRoCCHwacha(0)             ++  
  new WithInclusiveCache(capacityKB=1024) ++  
  new boom.common.WithLargeBooms          ++  
  new boom.system.WithNBoomCores(2)       ++  
  new rocketchip.subsystem.WithRV32       ++  
  new rocketchip.subsystem.WithNBigCores(1) ++  
  new WithNormalBoomRocketTop             ++  
  new rocketchip.system.BaseConfig)
```




Rocket Chip Configuration

```

class MyCustomConfig extends Config(
  new WithExtMemSize((1<<30) * 2L)          ++
  new WithBlockDevice                       ++
  new WithGPIO                               ++
  new WithJtagDTM                           ++
  new WithBootROM                           ++
  new WithRationalBoomTiles                 ++
  new WithRationalRocketTiles              ++
  new WithMultiRoCCGemmini(2)              ++
  new WithMultiRoCCSha3(1)                  ++
  new WithMultiRoCCHwacha(0)                ++
  new WithInclusiveCache(capacityKB=1024)  ++
  new boom.common.WithLargeBooms            ++
  new boom.system.WithNBoomCores(2)         ++
  new rocketchip.subsystem.WithRV32         ++
  new rocketchip.subsystem.WithNBigCores(1) ++
  new WithNormalBoomRocketTop               ++
  new rocketchip.system.BaseConfig)

```




FireSim


- Cycle-exactly simulating large SoCs on cloud FPGAs @10s-100s of MHz
- Open-source: <https://firesim.com>
- Targets:
 - (1) Architecture evaluation
 - (2) Validate application on a pre-Si SoC

S. Karandikar, ISCA '18, IEEE Micro TopPicks '18, CARRV '19

Example of (2): PageRank on Rocket+Hwacha




A. Amid, CARRV'19




Hammer

- **Modular VLSI flow**
 - Allow reusability
 - Allow for multiple “small” experts instead of a single “super” expert
 - Build abstractions/APIs on top
 - Improve portability
 - Improve hierarchical partitioning
- **Three categories of flow input**
 - Design-specific
 - Tool/Vendor-specific
 - Technology-specific




Simulation/Implementation Targets

- Custom hardware design is not just about generated IP blocks!
- Different collaterals for different simulation or implementation targets
 - Design cycle RTL simulation
 - Verification / validation
 - VLSI flow



Software

- Compatible standard RISC-V Tools versions
- ESP-Tools as a non-standard equivalent SW tools package with custom accelerator extensions (Hwacha, Gemmini)
- Improved BareMetal testing flow
 - Use libgloss and newlib instead of in-house syscalls
- FireMarshal workload management



Summary

- We will use Chipyard to generate a minimalist RISC-V SoC for logic design and circuits experiments
- Labs will exercise the design flow
- Think of projects that can:
 - Test a circuit idea in a larger system
 - Design a block to improve SoC
 - Co-processor/Accelerator
 - Peripheral device



Next Lecture

- Chisel