

EECS251B : Advanced Digital Circuits and Systems

Lecture 24 – Clock Gating, Leakage, Sleep


Borivoje Nikolić



WCH CH32V003 - 0.1\$ RISC-V 32-bit microcontroller : weekend die-shot

February 1, 2024. Nanjing Qinheng Microelectronics (WCH) CH32V003 is a 0.1-0.15\$ 32-bit RISC-V microcontroller (16KiB flash, 2KiB SRAM). This specific die was from J4M6 variant in SO-8 package, but it is clear that die is universal as it has way more than 8 pads. There was suspicion that external flash is used similar to GD32, but this is not the case, at least in V003 line. It is now also supported by Arduino platform with open source tools.

Die size 1732x1172 μm . Smallest features visible from top layer are 250nm, but technology node is likely much finer. Comparing to time-proven STM32F100C4T6B die area is 4.39x smaller, so it could be around 90nm.



<https://zeptobars.com/en/read/wch-ch32v003-risc-v-riscv-microcontroller-10-cent>

Announcements

- Homework 5 due next week
 - Quiz 4 today
- Project
 - Pay attention to integration with other teams!
 - Final presentations: *May 2, 9am-12pm*
- Final exam: *April 26, in class*




Clock Gating (Take two)

Power /Energy Optimization Space

	Constant Throughput/Latency	Variable Throughput/Latency	
Energy	Design Time	Sleep Mode	Run Time
Active	Logic design Scaled V_{DD} Trans. sizing Multi- V_{DD}	Clock gating	DFS, DVS
Leakage	Stack effects Trans sizing Scaling V_{DD} + Multi- V_{Th}	Sleep T's Multi- V_{DD} Variable V_{Th} + Input control	DVS Variable V_{Th}


Flop activity



- Lots of flops don't change their state very frequently



Clock gating

- Selective shut-down of a part of a clock tree





Clock gating cell types

- Latch Free




- Latch Based





Value-based clock gating

- If both input operands for **add** have all zeros in their top 48 bits, these bits do not have to be latched and sent to the functional units
- Zeros can be multiplexed onto the top 48 bits of the result bus, rather than computed via the adder
- Low 16 bits are always latched normally
- High 48 bits are selectively latched based on *zero48* signal that accompanies the input operand from the reservation stations or the bypass network




Brooks TCS 2000

Local Clock Gating



'Clock on demand'
Flip-flop

Clock gating does not come for free



- Increases the number of critical paths





Lowering Leakage During Design: Multiple Thresholds

Power /Energy Optimization Space

	Constant Throughput/Latency		Variable Throughput/Latency	
Energy	Design Time	Sleep Mode		Run Time
Active	Logic design Scaled V_{DD} Trans. sizing Multi- V_{DD}	Clock gating		DFS, DVS
Leakage	Stack effects Trans sizing Scaling V_{DD} + Multi- V_{Th}	Sleep T's Multi- V_{DD} Variable V_{Th} + Input control		DVS, Variable V_{Th}

Using Multiple Thresholds

- Cell-by-cell V_T assignment (not block level)
- Allows us to minimize leakage
- Achieves all-low- V performance



Yano, SSTCW'00

Typical Technologies

- 2-3 Thresholds
 - To choose from 4-6 in a node
 - In bulk and finfet, but not in FDSOI (unless doped)
- Threshold voltage diff $\sim 5-10x$ in leakage




Lowering Leakage During Design: Longer Channels

Power /Energy Optimization Space

	Constant Throughput/Latency		Variable Throughput/Latency	
Energy	Design Time	Sleep Mode		Run Time
Active	Logic design Scaled V_{DD} Trans. sizing Multi- V_{DD}	Clock gating		DFS, DVS
Leakage	Stack effects Trans sizing Scaling V_{DD} + Multi- V_{Th}	Sleep T's Multi- V_{DD} Variable V_{Th} + Input control		DVS, Variable V_{Th}

Longer Channels





- 10% longer gates reduce leakage by 35% (in 130nm)
- Increases switching energy by 21% with $W/L = \text{const.}$

- Attractive when don't have to increase W (memory)
- Doubling L reduces leakage by 3x (in 0.13um)
- Much stronger effect in e.g. 28nm!
- Effect improves with shorter channel devices

Poly Bias

- 28FDSOI example






Lowering Leakage During Design: Transistor Stacking

Power /Energy Optimization Space

	Constant Throughput/Latency		Variable Throughput/Latency	
Energy	Design Time	Sleep Mode		Run Time
Active	Logic design Scaled V_{DD} Trans. sizing Multi- V_{DD}	Clock gating		DFS, DVS
Leakage	Stack effects Trans sizing Scaling V_{DD} + Multi- V_{Th}	Sleep T's Multi- V_{DD} Variable V_{Th} + Input control		+ Variable V_{Th}

Stack Effect




Reduction (in 0.13 μ):

	<i>High V_t</i>	<i>Low V_t</i>
2 NMOS	10.7X	9.96X
3 NMOS	21.1X	18.8X
4 NMOS	31.5X	26.7X
2 PMOS	8.6X	7.9X
3 PMOS	16.1X	13.7X
4 PMOS	23.1X	18.7X

Narendra, ISLPED'01

Stack Forcing – Gate replacement



Tradeoffs:

- $W/2$ – 1/3 of drive current, same loading
- $1.5W$ – 3x loading, same drive current




Lowering Leakage: Sleep Mode

Power /Energy Optimization Space

	Constant Throughput/Latency	Variable Throughput/Latency	
Energy	Design Time	Sleep Mode	Run Time
Active	Logic design Scaled V_{DD} Trans. sizing Multi- V_{DD}	Clock gating	DFS, DVS
Leakage	Stack effects Trans sizing Scaling V_{DD} + Multi- V_{Th}	Sleep T's Multi- V_{DD} Variable V_{Th} + Input control	+ Variable V_{Th}

DVFS vs Gating



	Active state	C0	C1	C3	C6/C7	PC7 Transition	PC7
Core voltage*	High	High	High	Low	Low	Low	Low
Core clock	On	off	off	off	off	off	off
PLL	On	On	off	off	off	off	off
L1/L2 caches	On	On	Flushed	Flushed	Flushed	off	off
LLC/L3 cache	On	On	On	On	partial flush	off	off
Wakeup time*	Active	Short	Medium	Long	Very Long	Very Long	Very Long
Idle power*	Active	High	Medium	Low	Very Low	Very Low	Very Low
Transition energy*	Active	Low	Low	Low	Low	Low	High


* Rough approximation

Package Power Reduction →

Software Impact to Platform Energy-Efficiency – Intel 2011

- The more resources are turned-off, the longer it takes to turn back-on and the more transition energy is spent


Putting the processor to sleep during idle events



Arora HPCA15

- Power-gating overheads (energy cost, delay) need to be less than the leakage savings to make it worthwhile



Gating Sequences



- Sequence of steps:

- Gate clock
- Isolate inputs
- Save (scan out)
- Reset
- Gate power

Hierarchical Power Gating



Cache	CPU	MAC	VFP	Power State
(OFF)	(OFF)	-	-	Shutdown (Cache cleaned, VDDCPU off)
ON	OFF	-	-	Deep Sleep (Cache preserved)
ON	ON	OFF	OFF	Normal Operation
ON	ON	ON	OFF	DSP workload
ON	ON	OFF	ON	Graphics workload
ON	ON	ON	ON	Intensive multimedia mode

Cache	CPU	MAC	VFP	Power State
(OFF)	(OFF)	(OFF)	(OFF)	Shutdown (Cache cleaned, VDDCPU off)
ON	OFF	OFF	OFF	Deep Sleep (Cache preserved)
ON	ON	OFF	OFF	Normal Operation
ON	ON	ON	OFF	DSP workload
ON	ON	OFF	ON	Graphics workload
ON	ON	ON	ON	Intensive multimedia mode

Power Gating with Sleep Transistors

- Key components:
 - Power gates (& controller)
 - Leakage vs size
 - Switched capacitance
 - Slew-rate/rush current
 - State preservation
 - Energy overhead of sleep/wake-up transitions

How to Size the Sleep Transistor?

- Don't need both header and footer
- Circuits in active mode see the sleep transistor as extra power line resistance
 - The wider the sleep transistor, the better
- Wide sleep transistors cost area and are slow to turn on/off
 - Minimize the size of the sleep transistor for given ripple (e.g. 5%)
- Need to find the worst-case vector
- Sleep transistor is not for free – it will degrade the performance in active mode
- Charging and discharging the virtual rails costs energy
- Need to sequentially wake up


Sleep Transistor

- High- V_{TH} transistor (many in parallel) has to be very large for low resistance in linear region
- Low- V_{TH} transistor needs much less area for the same resistance

	MTCMOS	Boosted Sleep	Non-Boosted Sleep
Sleep-TR size	5.1%	2.3%	3.2%
Leakage power reduction	1450X	3130X	11.5X
Virtual supply bounce	60 mV	59 mV	58 mV

Courtesy: R. Krishnamurthy, Intel

Sleep Transistor Layout



ALU

**Sleep
transistor
cells**

Area overhead	
PMOS	6%
NMOS	3%

Tschanz, ISSCC'03

Sleep in Standard Cells









	All HVT (<i>hvt_ND2</i>)	All LVT (<i>lvt_ND2</i>)	Footswitch (<i>fs_ND2</i>)
Schematics			
Perf.	1X	1.5X - 2X	1.4X - 1.8X
Leakage	1X	70X - 100X	≈ 1X
Area	1X	1X	1.25X


Diagram	All HVT (<i>hvt_ND2</i>)	Footswitch (<i>fs_ND2</i>)
SCHEMATICS		
LAYOUT		

Power Gating


▶ No power gating



▶ “Ideal” power gating transient



▶ Realistic profile




Keating, et al, Low Power Methodology Manual, 2009.

Preserving State

- Virtual supply collapse in sleep mode will cause the loss of state in registers
- Putting the registers at nominal VDD would preserve the state
 - These registers leak
 - The second supply needs to be routed as well
- Can lower VDD in sleep
 - Some impact on robustness, noise and SEU immunity
- State preservation and recovery


Scan-Based Retention

- Scan-out/scan-in state to preserve/restore state



Keating, et al, Low Power Methodology Manual, 2009.

Retention Register Design



[Mutoh95]

Summary

- Clock Gating
- Multiple thresholds
- Longer channels
- Sleep modes

Next Lecture

- Clock generation and distribution