


Your name: **EECS 251B**SID: **1234567890****Quiz 3.****Thursday, April 4, 2024. in class.****Please show all of your work.**

A timing path is shown in figure below. Logic bubbles contain static combinational logic with indicated min and max delays. Flip-flop clk-Q delays, setup and hold times are indicated in the figure – and all flip-flops are the same.



What is the highest clock frequency that this circuit can operate at?

The skew indicates that the clock of register 3 arrives 50 ps after the clock of registers 1 and 2. As such, the skew increases the margin for the path from register 2 to 3 but decreases the margin for the path from register 3 to 1.

We can calculate the length of the critical path by calculating the minimum required clock period for each path.

$$T_{\text{clk}} \geq T_{\text{clk-Q}} + T_{\text{max}} + T_{\text{setup}} - T_{\text{skew}}$$

$$1 \rightarrow 2: T_{\text{clk}} \geq 100 \text{ ps} + 500 \text{ ps} + 100 \text{ ps} - 0 \text{ ps} = 700 \text{ ps}$$

$$2 \rightarrow 3: T_{\text{clk}} \geq 100 \text{ ps} + 400 \text{ ps} + 100 \text{ ps} - 50 \text{ ps} = 550 \text{ ps}$$

$$3 \rightarrow 1: T_{\text{clk}} \geq 100 \text{ ps} + 500 \text{ ps} + 100 \text{ ps} - (-50 \text{ ps}) = 750 \text{ ps}$$

The critical path is 3 → 1, which gives us a clock period of 750 ps and a clock frequency of 1.33 GHz.

$$f_{\text{max}} = 1.33 \text{ GHz}$$