Spring 2024.

Your name: EECS 251B

SID: 1234567890

Thursday, April 4, 2024. in class.

Quiz 3. Please show all of your work.

A timing path is shown in figure below. Logic bubbles contain static combinational logic with indicated min and max delays. Flip-flop clk-Q delays, setup and hold times are indicated in the figure – and all flip-flops are the same.



What is the highest clock frequency that this circuit can operate at?

The skew indicates that the clock of register 3 arrives 50 ps after the clock of registers 1 and 2. As such, the skew increases the margin for the path from register 2 to 3 but decreases the margin for the path from register 3 to 1.

We can calculate the length of the critical path by calculating the minimum required clock period for each path.

 $T_{clk} \geq T_{clk\text{-}Q} + T_{max} + T_{setup}$ – T_{skew}

 $\begin{array}{l} 1 \implies 2: \ T_{clk} \ge 100 \ ps + 500 \ ps + 100 \ ps - 0 \ ps = 700 \ ps \\ 2 \implies 3: \ T_{clk} \ge 100 \ ps + 400 \ ps + 100 \ ps - 50 \ ps = 550 \ ps \\ 3 \implies 1: \ T_{clk} \ge 100 \ ps + 500 \ ps + 100 \ ps - (-50 \ ps) = 750 \ ps \end{array}$

The critical path is $3 \rightarrow 1$, which gives us a clock period of 750 ps and a clock frequency of 1.33 GHz.

 $f_{max} = 1.33 \text{ GHz}$