



# Pipelined A/D Converter

- Model
- Digital Correction
- Digital Calibration

# Pipelined ADC



# Pipeline Stage Model




$$V_{res} = G(V_{in} - DV_{ref})$$


See Matlab/Simulink L18\_pipe\_3\_el.mdl



# Simulation of 2-Bit Stage




# Pipeline ADC Model




See Matlab/Simulink L18\_pipe\_2bps\_error.mdl




# Simulation Result




# Comparator Offset




# Digital Correction



# Digital Correction




# “1.5-bps” Stage




- A full bit of “overrange” is excessive for typical comparator offset
  - → use only 2 (rather than 3) comparators and  $G=2$
- 3 DAC levels →  $\log_2(3) = 1.585$  Bits
- Overall resolution:
  - 1 bps for all stages but last
  - 1.585 Bit for last

# 1.5-bps Pipeline



- What is the maximum offset that can be corrected?
- What is the offset of each comparator in this example?

# Interstage Gain Error



# Digital Gain Calibration

- Operation of the pipeline stage:

$$V_{res} = G(V_{in} - DV_{ref})$$

The gain G is off from it's correct value (e.g. 1.8 instead of 2)

- Digital output from the ADC

$$GV_{in} = DGV_{ref} + V_{res}$$

- Gain error ( $GV_{in}$  term)
- Nonlinearity at segment boundary ( $DGV_{ref}$  term)


# Digital Gain Calibration

$$GV_{in} = DGV_{ref} + V_{res}$$

- The "digital" gain in the circuit at right is still 2
- The actual amplifier gain in stage 1 is smaller or larger due to component mismatch
- E.g.

$$\begin{aligned} GV_{ref} &= 1000101101 \\ GV_{ref} &= 1000000000 \end{aligned}$$

- Hence the overall output is incorrect, regardless of the accuracy of stage 2



# Measuring $GV_{ref}$

- If we knew the value of  $GV_{ref}$ , we could use that in our digital logic, rather than  $G=2$
- How can we measure  $GV_{ref}$ ?

$$V_{resA} = V_{res}(V_{in} = V_x, D = 0) = GV_x$$


$$V_{resB} = V_{res}(V_{in} = V_x, D = 1) = GV_x - GV_{ref}$$

$$V_{resA} - V_{resB} = GV_{ref}$$

- If we proceed from the back of the pipeline, we can use the already calibrated backend to digitize  $GV_{ref}$ !
- The measurement is performed once at startup, the values stored in a small RAM (one per stage for 1-bps stage resolution)
- The digital logic uses adders to sum up the different values of  $GV_{ref}$  from the table stored in the RAM

## A 15-b 1-Msample/s Digitally Self-Calibrated Pipeline ADC

Andrew N. Karanicolas, Member, IEEE, Hae-Seung Lee, Senior Member, IEEE, and Kantilal L. Bacrania, Member, IEEE



- 1-Bit per stage
- Only 1 comparator per stage
- $G < 2$  to avoid overload in presence of comparator offset
- Digital gain calibration