PPT Slide
Admin
Recap
Combinational vs. sequential logic
Outline: Algorithms in HW
State elements, latches, and FF
Recap
DeMorgan’s Theorem:
=
truth table ? Boolean Algebra ? logic schematic
timing “unit delay model”
Next slide
Back to first slide
View graphic version