Memory Interface
No common clock between CPU and memory
Follow asynchronous 4-cycle handshake request/wait (ack) protocol
Memory cannot make request unless Wait signal is asserted
Hi-to-Lo transition on Wait implies that data is ready (read)
or data has been latched by memory (write)