Memory Interface
State Diagram Fragments for Read/Write Cycles
State 1: drive address bus
assert read request
catch data into MBR
State 2: unassert request
hold in state until Wait reasserted
Normal Convention:
If register transfer op
NOT asserted, it need
not be mentioned in
state diagram
Previous slide
Next slide
Back to first slide
View graphic version