this was printed by a cgi program
$ENV{HTTP_HOST}=inst.eecs.berkeley.edu
$ENV{SERVER_NAME}=inst.eecs.berkeley.edu

[ ISG home page ] [ who we are ] [ send us email ] [ search ] [ FAQ ]

                     University of California at Berkeley
           Department of Electrical Engineering & Computer Sciences
                   Instructional & Electronics Support Group

/share/b/pub/synplify.help
/share/b/pub/synplcity.help

								July 21 2008

CONTENTS

	Synplify for Classes
	Xilinx Licenses
	Troubleshooting


Synplify for Classes
-------------------- 

  SynplifyPro (http://www.synplicity.com/products/synplifypro/) is chip
  design program with a logic synthesis engine for FPGA and CPLD designs.
  It includes the HDL Analyst tool to debug and enhance Verilog or VHDL 
  code.   
  
  SynplifyPro 8.6.1 is available for EECS classes on Windows systems in 
  125 Cory and on the RDC servers

	iserver1.eecs.berkeley.edu
	iserver2.eecs.berkeley.edu
	iserver3.eecs.berkeley.edu
  
  SynplifyPro is a product of Synplicity, Inc (http://www.synplicity.com), 
  which was acquired in May 2008 by Synopsys (http://www.synopsys.com).


Synplify Licenses
-----------------
  A License server for EECS classes is currently run the Instructional 
  Support Group. (Contacts are ferenc@eecs and inst@eecs).


Troubleshooting
---------------
 



 				Instructional & Electronics Support Groups
  				inst@eecs.berkeley.edu (377 Cory)
  				esg@eecs.berkeley.edu (386 Cory, 333 Soda)